Ddr4 Component Interface - Intel Agilex F Series User Manual

Fpga (two f-tiles) development kit
Hide thumbs Also See for Agilex F Series:
Table of Contents

Advertisement

A. Development Kit Components
739942 | 2022.09.21
Schematic Signal Name FPGA Pin Number
DDR4_DIMM2_A5
DDR4_DIMM2_A4
DDR4_DIMM2_A3
DDR4_DIMM2_A2
DDR4_DIMM2_A1
DDR4_DIMM2_A0
DDR4_DIMM2_PAR
DDR4_DIMM2_CS_N1
DDR4_DIMM2_CK_N0
DDR4_DIMM2_CK_P0
DDR4_DIMM2_CKE1
DDR4_DIMM2_CKE0
DDR4_DIMM2_ODT1
DDR4_DIMM2_ODT0
DDR4_DIMM2_ACT_N
DDR4_DIMM2_CS_N0
DDR4_DIMM2_RESET_N
DDR4_DIMM2_BG1
A.5.7. DDR4 Component Interface
The Intel Agilex FPGA (two F-tiles) development board provides a DDR4 x40 Interface
comprised of five DDR4 x8 components for HPS access. This gives 32-bits data plus 8-
bits ECC, which are connected to I/O96 of bank 3D.
Table 35.
DDR4 Component Pin Assignments
Schematic Signal Name FPGA Pin Number
DDR4_COMP_DQ0
DDR4_COMP_DQ1
DDR4_COMP_DQ2
DDR4_COMP_DQ3
DDR4_COMP_DQ4
DDR4_COMP_DQ5
DDR4_COMP_DQ6
DDR4_COMP_DQ7
DDR4_COMP_DQS_P0
Send Feedback
I/O Standard
DJ37
1.2 V HS LVCMOS
DH36
1.2 V HS LVCMOS
DE39
1.2 V HS LVCMOS
DF38
1.2 V HS LVCMOS
DJ39
1.2 V HS LVCMOS
DH38
1.2 V HS LVCMOS
DA39
1.2 V HS LVCMOS
CY38
1.2 V HS LVCMOS
DC39
1.2 V HS LVCMOS
DD38
1.2 V HS LVCMOS
DA41
1.2 V HS LVCMOS
DD40
1.2 V HS LVCMOS
DC41
1.2 V HS LVCMOS
DD40
1.2 V HS LVCMOS
DA43
1.2 V HS LVCMOS
CY42
1.2 V HS LVCMOS
DC43
1.2 V HS LVCMOS
DD42
1.2 V HS LVCMOS
I/O Standard
F12
1.2 V HS LVCMOS
F8
1.2 V HS LVCMOS
G11
1.2 V HS LVCMOS
K8
1.2 V HS LVCMOS
J11
1.2 V HS LVCMOS
G7
1.2 V HS LVCMOS
K12
1.2 V HS LVCMOS
J7
1.2 V HS LVCMOS
G9
1.2 V HS LVCMOS
Intel
DDR4 DIMM2 Address 5
DDR4 DIMM2 Address 4
DDR4 DIMM2 Address 3
DDR4 DIMM2 Address 2
DDR4 DIMM2 Address 1
DDR4 DIMM2 Address 0
DDR4 DIMM2 Parity
DDR4 DIMM2 Chip Select 1
DDR4 DIMM2 Clock 0,
Positive
DDR4 DIMM2 Clock 0,
Negative
DDR4 DIMM2 Clock Enable 1
DDR4 DIMM2 Clock Enable 0
DDR4 DIMM2 On Die Termination 1
DDR4 DIMM2 On Die Termination 0
DDR4 DIMM2 Activate Command
DDR4 DIMM2 Chip Select 0
DDR4 DIMM2 Reset
DDR4 DIMM2 Bank Group 1
DDR4 component DQ0 data
DDR4 component DQ1 data
DDR4 component DQ2 data
DDR4 component DQ3 data
DDR4 component DQ4 data
DDR4 component DQ5 data
DDR4 component DQ6 data
DDR4 component DQ7 data
DDR4 component DQS 0 strobe positive
®
Agilex
F-Series FPGA (Two F-Tiles) Development Kit User Guide
Description
Description
continued...
57

Advertisement

Table of Contents
loading

Table of Contents