The Ddr4-0 Tab - Intel Agilex F Series User Manual

Fpga
Hide thumbs Also See for Agilex F Series:
Table of Contents

Advertisement

4. Board Test System
683024 | 2022.09.30
Run Control
TX and RX performance bars: Show the percentage of maximum theoretical
data rate that the requested transactions are able to achieve.
Start: This control initiates the loopback tests.
Data Rate: Displays the XCVR type and data rate of each channel.
Figure 9.
XCVR- Data Rate

4.1.5. The DDR4-0 Tab

This tab allows you to read and write DDR4-0 memory on your board.
Send Feedback
®
Intel
Agilex
F-Series FPGA Development Kit User Guide
19

Advertisement

Table of Contents
loading

Table of Contents