Intel Agilex F Series User Manual page 55

Fpga (two f-tiles) development kit
Hide thumbs Also See for Agilex F Series:
Table of Contents

Advertisement

A. Development Kit Components
739942 | 2022.09.21
Schematic Signal Name FPGA Pin Number
DDR4_DIMM2_DQ41
DDR4_DIMM2_DQ42
DDR4_DIMM2_DQ43
DDR4_DIMM2_DQ44
DDR4_DIMM2_DQ45
DDR4_DIMM2_DQ46
DDR4_DIMM2_DQ47
DDR4_DIMM2_DQS_P5
DDR4_DIMM2_DQS_N5
DDR4_DIMM2_DBI_N5
DDR4_DIMM2_TDQS_N14
DDR4_DIMM2_DQ48
DDR4_DIMM2_DQ49
DDR4_DIMM2_DQ50
DDR4_DIMM2_DQ51
DDR4_DIMM2_DQ52
DDR4_DIMM2_DQ53
DDR4_DIMM2_DQ54
DDR4_DIMM2_DQ55
DDR4_DIMM2_DQS_P6
DDR4_DIMM2_DQS_N6
DDR4_DIMM2_DBI_N6
DDR4_DIMM2_TDQS_N15
DDR4_DIMM2_DQ56
DDR4_DIMM2_DQ57
DDR4_DIMM2_DQ58
DDR4_DIMM2_DQ59
DDR4_DIMM2_DQ60
DDR4_DIMM2_DQ61
DDR4_DIMM2_DQ62
DDR4_DIMM2_DQ63
DDR4_DIMM2_DQS_P7
Send Feedback
I/O Standard
DC51
1.2 V HS LVCMOS
DA51
1.2 V HS LVCMOS
DD50
1.2 V HS LVCMOS
CY54
1.2 V HS LVCMOS
DA55
1.2 V HS LVCMOS
DD54
1.2 V HS LVCMOS
DC55
1.2 V HS LVCMOS
DD52
1.2 V HS LVCMOS
DC52
1.2 V HS LVCMOS
CY52
1.2 V HS LVCMOS
DA53
1.2 V HS LVCMOS
CL41
1.2 V HS LVCMOS
CN41
1.2 V HS LVCMOS
CK40
1.2 V HS LVCMOS
CP40
1.2 V HS LVCMOS
CK36
1.2 V HS LVCMOS
CN37
1.2 V HS LVCMOS
CL37
1.2 V HS LVCMOS
CP36
1.2 V HS LVCMOS
CP38
1.2 V HS LVCMOS
CN39
1.2 V HS LVCMOS
CK38
1.2 V HS LVCMOS
CL39
1.2 V HS LVCMOS
DF46
1.2 V HS LVCMOS
DE47
1.2 V HS LVCMOS
DH46
1.2 V HS LVCMOS
DJ47
1.2 V HS LVCMOS
DE53
1.2 V HS LVCMOS
DF52
1.2 V HS LVCMOS
DG51
1.2 V HS LVCMOS
DH50
1.2 V HS LVCMOS
DH48
1.2 V HS LVCMOS
Intel
DDR4 DIMM2 DQ41 data
DDR4 DIMM2 DQ42 data
DDR4 DIMM2 DQ43 data
DDR4 DIMM2 DQ44 data
DDR4 DIMM2 DQ45 data
DDR4 DIMM2 DQ46 data
DDR4 DIMM2 DQ47 data
DDR4 DIMM2 Data Strobe
Positive for byte lane 5
DDR4 DIMM2 Data Strobe
Negative for byte lane 5
DDR4 DIMM2 Data Bus Inversion for byte lane 5
DDR4 DIMM2 Termination Data Strobe for byte lane 5
DDR4 DIMM2 DQ48 data
DDR4 DIMM2 DQ49 data
DDR4 DIMM2 DQ50 data
DDR4 DIMM2 DQ51 data
DDR4 DIMM2 DQ52 data
DDR4 DIMM2 DQ53 data
DDR4 DIMM2 DQ54 data
DDR4 DIMM2 DQ55 data
DDR4 DIMM2 Data Strobe
Positive for byte lane 6
DDR4 DIMM2 Data Strobe
Negative for byte lane 6
DDR4 DIMM2 Data Bus Inversion for byte lane 6
DDR4 DIMM2 Termination Data Strobe for byte lane 6
DDR4 DIMM2 DQ56 data
DDR4 DIMM2 DQ57 data
DDR4 DIMM2 DQ58 data
DDR4 DIMM2 DQ59 data
DDR4 DIMM2 DQ60 data
DDR4 DIMM2 DQ61 data
DDR4 DIMM2 DQ62 data
DDR4 DIMM2 DQ63 data
DDR4 DIMM2 Data Strobe
®
Agilex
F-Series FPGA (Two F-Tiles) Development Kit User Guide
Description
continued...
55

Advertisement

Table of Contents
loading

Table of Contents