Usb Device Interrupt Status Register (Usbdevintst - 0Xe009 0000) - Philips LPC214 Series User Manual

Table of Contents

Advertisement

Philips Semiconductors
Volume 1
Table 175: USB Interrupt Status register (USBIntSt - address 0xE01F C1C0) bit description
Bit
Symbol
8
USB_need_clock
30:9
-
31
EN_USB_INTS

14.7.2 USB Device Interrupt Status register (USBDevIntSt - 0xE009 0000)

Interrupt status register holds the value of the interrupt. A 0 indicates no interrupt and 1
indicates the presence of the interrupt. The USBDevIntSt is a read only register.
Table 176: USB Device Interrupt Status register (USBDevIntSt - address 0xE009 0000) bit allocation
Reset value: 0x0000 0000
Bit
31
Symbol
-
Bit
23
Symbol
-
Bit
15
Symbol
-
Bit
7
Symbol
TxENDPKT
Table 177: USB Device Interrupt Status register (USBDevIntSt - address 0xE009 0000) bit description
Bit
Symbol
Description
0
FRAME
The frame interrupt occurs every 1 ms. This is to be used in isochronous packet
transfer.
1
EP_FAST
This is the fast interrupt transfer for the endpoint. If an Endpoint Interrupt Priority
register bit is set, the endpoint interrupt will be routed to this bit.
2
EP_SLOW
This is the Slow interrupt transfer for the endpoint. If an Endpoint Interrupt Priority
Register bit is not set, the endpoint interrupt will be routed to this bit.
3
DEV_STAT
Set when USB Bus reset, USB suspend change or Connect change event occurs.
Refer to
page
4
CCEMTY
The command code register is empty (New command can be written).
5
CDFULL
Command data register is full (Data can be read now).
9397 750 XXXXX
User manual
Description
USB need clock indicator. This bit is set to 1 when a USB
activity/change of state on the USB data pins is detected, and it
indicates that a USB PLL supplied clock of 48 MHz is needed. Once the
USB_need_clock becomes one, it resets to zero 3 ms after the last
frame has been received/sent. A change of this bit from 0 to 1 can wake
up the microcontroller if an activity on the USB bus is selected to wake
up the part from the Power-down mode (see
Wakeup register (INTWAKE - 0xE01F C144)" on page 22
Also see
Section 3.8.8 "PLL and Power-down mode" on page 32
Section 3.9.2 "Power Control register (PCON - 0xE01F COCO)" on
page 35
for considerations about the USB PLL and invoking the Power
Down mode.
Reserved, user software should not write ones to reserved bits. The
value read from a reserved bit is not defined.
Enable all USB interrupts. When this bit is cleared the ORed output of
the USB interrupt lines is not seen by the Vectored Interrupt Controller.
30
29
-
-
22
21
-
-
14
13
-
-
6
5
Rx
CDFULL
ENDPKT
Section 14.9.6 "Set Device Status (Command: 0xFE, Data: write 1 byte)" on
225.
Rev. 01 — 15 August 2005
Chapter 14: USB Device Controller
28
27
-
-
20
19
-
-
12
11
-
-
4
3
CCEMTY
DEV_STAT
UM10139
Section 3.5.3 "Interrupt
for details).
and
26
25
-
-
18
17
-
-
10
9
-
EPR_INT
2
1
EP_SLOW
EP_FAST
Reset value
0
0
0
0
1
0
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Reset
value
0
NA
1
24
-
16
-
8
EP_RLZED
0
FRAME
201

Advertisement

Table of Contents
loading

This manual is also suitable for:

Lpc2148Lpc2141Lpc2142Lpc2144Lpc2146

Table of Contents