Mitsubishi MELSEC Q Series Programming Manual page 1215

Common instruction 1/2
Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

Number
Name
Meaning
Stores the
transmission
Transmission
speed specified
SD100
speed storage
in the serial
area
communication
setting.
Stores the
communication
Communication
setting specified
SD101
setting storage
in the serial
area
communication
setting.
Stores the
transmission
Transmission
wait time
SD102
wait time
specifed in the
storage area
serial
communication
setting.
Stores a
CH1
transmission
transmission
SD105
speed set in a
speed setting
programming
(RS-232)
tool.
Stores the data
Data sending
sending result
SD110
result storage
when the serial
area
communication
function is used.
Stores the data
Data receiving
receiving result
SD111
result storage
when the serial
area
communication
function is used.
Amount of
Amount of
SD118
battery
battery
consumption
consumption
Explanation
96 : 9.6kbps,192 : 19.2kbps,384 : 38.4kbps,
576 : 57.6kbps,1152 : 115.2kbps
b15
b6
b5
to
Since this area is reserved for
a system, storage data are variable.
Write during RUN setting
0: Disabled
1: Enabled
0: No waiting time
10 to 150: Waiting time (unit: ms)
Default: 0
96 : 9600bps, 192 : 19.2kbps,384 : 38.4kbps,
576 : 57.6kbps, 1152 : 115.2kbps
This register holds a value stored in RS-232 connection even
after communication in other than RS-232 connection is started.
(When no connection is made, this register stores "1152".)
Stores the error code at the time of sending data.
Stores the error code at the time of receiving data.
This register stores a battery consumption rate.
[Value range]
• 1 or 2: Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU,
Q03UD(E)CPU, Q04UD(E)HCPU, L02CPU
• 1 to 3: Q06UD(E)HCPU, L26CPU-BT
• 1 to 4: Q10UD(E)HCPU, Q20UD(E)HCPU, Q13UD(E)HCPU,
Q26UD(E)HCPU
Set by
(When Set)
b4
b3
b0
to
S
Since this area is
(Power-ON or
reserved for a system,
reset)
storage data are variable.
Sumcheck presence
0: Absent
1: Present
S
S
(Error)
S
(Status
change)
Corres-
Corres-
ponding
ponding
ACPU
8
CPU
D9
8
8
Q00/Q01
8
Q00UJ
Q00U
Q01U
*4
Q02UCPU
A
6
7
New
Qn(H)
8
QnPH
QnPRH
*3
QnU
LCPU
Q00/Q01
Q00UJ
Q00U
Q01U
*4
Q02UCPU
QnU
LCPU
App-207

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec l series

Table of Contents