Appendix 4 Special Register List App - Mitsubishi MELSEC Q Series Programming Manual

Common instruction 1/2
Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

Appendix 4 SPECIAL REGISTER LIST
The special register (SD) is an internal register whose application is fixed in the programmable controller. For this
reason, the special register cannot be used in the same way as other internal registers are used in sequence
programs. However, data can be written to the special register to control the CPU module as needed. Data is stored in
binary format if not specified.
The following table shows how to read the special register list.
Item
Number
Special register number
Name
Special register name
Meaning
Contents of special register
Explanation
Detailed description of special register
Set side and set timing of special register
<Set by>
• S: Set by system
• U: Set by user (using a program, programming tool, GOT, or test operation from other external devices)
• S/U: Set by both system and user
<When Set>
The following shows the set timing when the special register is set by system.
• Every END processing: Set during every END processing
Set by
• Initial: Set during initial processing (after power-on or status change from STOP to RUN)
(When Set)
• Status change: Set when the operating status is changed
• Error: Set if an error occurs
• Instruction execution: Set when an instruction is executed
• Request: Set when requested by a user (using the special relay)
• When condition occurs: Set when the condition is triggered
• When system is switched: Set when the system is switched (between the control system and the standby system)
• When RUN/STOP/RESET switch changed: Set when the RUN/STOP/RESET switch is changed
• Card removal: Set when a memory card is inserted or removed
• At write: Set when data is written to the CPU module
CPU module supporting the special register
• QCPU: All the Q series CPU modules
• Q00J/Q00/Q01: Basic model QCPU
• Qn(H): High Performance model QCPU
Corresponding
• QnPH: Process CPU
CPU
• QnPRH: Redundant CPU
• QnU: Universal model QCPU
• Q00UJ/Q00U/Q01U: Q00UJCPU, Q00UCPU, and Q01UCPU
• LCPU: All the L series CPU modules
• CPU module model: Only the specified model (Example: Q02UCPU, L26CPU-BT)
Corresponding
• Special register (D9
ACPU
has been changed. Incompatible with the Q00J/Q00/Q01 and QnPRH.)
D9
• "New" indicates the one added for the QCPU or LCPU.
For details on the following items, refer to the following.
• For network related items:
• For SFC programs:
) supported by the ACPU ("D9
Manuals for each network module
MELSEC-Q/L/QnA Programming Manual (SFC)
Do not change the values of special register set by system using a program or by test
operation.
Doing so may result in system down or communication failure.
Description
format change" indicates the one whose application
8
8
8
8
A
6
7
8
App-195

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec l series

Table of Contents