Mitsubishi MELSEC Q Series Programming Manual page 1238

Common instruction 1/2
Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

Number
Name
File register
SD640
Drive number:
drive
SD641
SD642
SD643
File register
File register
file name
file name
SD644
SD645
SD646
File register
File register
SD647
capacity
capacity
File register
File register
SD648
block number
block number
App-230
Meaning
This register stores the number of a drive storing a file
*1
register.
*1 For the LCPU, this register is fixed at drive 3.
This register stores the file name of a file register (MAIN.QDR)
in ASCII code.
b15
SD641
2nd character (A)
4th character (N)
SD642
6th character ( )
SD643
8th character ( )
SD644
1st character of
SD645
the extension (Q)
3rd character of
SD646
the extension (R)
This register stores the file name of the file register selected by
the parameter or the QDRSET instruction in ASCII code (with
an extension).
b15
2nd character
SD641
SD642
4th character
SD643
6th character
SD644
8th character
1st character of
SD645
3rd character of
SD646
the extension
This register stores the file name of the file register selected by
the parameter in ASCII code (with an extension).
b15
SD641
2nd character
SD642
4th character
SD643
6th character
SD644
8th character
1st character of
SD645
3rd character of
SD646
the extension
This register stores the data size of the selected file register
(unit: 1K word).
This register stores the block number of the selected file
register.
Explanation
to
b8
b7
to
1st character (M)
3rd character (I)
5th character ( )
7th character ( )
2E
(.)
H
2nd character of
the extension (D)
to
b8
b7
to
1st character
3rd character
5th character
7th character
2E
(.)
H
extension
2nd character of
the extension
b8
b7
to
to
1st character
3rd character
5th character
7th character
2E
(.)
H
extension
2nd character of
the extension
Set by
(When Set)
D9
S
(Status
change)
*4
b0
S
(Initial)
b0
S
(Status
change)
b0
S
(Status
change)
S
(Initial)
S
(Status
change)
*4
Corres-
Corres-
ponding
ponding
ACPU
CPU
Q00J/Q00/
Q01
Qn(H)
QnPH
QnPRH
*3
QnU
LCPU
Q00J/Q00/
Q01
New
Qn(H)
QnPH
QnPRH
*3
QnU
LCPU
Qn(H)
QnPH
QnPRH
*3
QnU
New
LCPU
Q00J/Q00/
Q01
Q00J/Q00/
Q01
Qn(H)
QnPH
D9035
QnPRH
*3
QnU
LCPU

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec l series

Table of Contents