Texas Instruments TMS320C6474 Manual page 192

TMS320C6474
SPRS552F – OCTOBER 2008 – REVISED JULY 2010
Table 7-89. Antenna Interface System Registers (continued)
HEX ADDRESS
02BC 4804 - 02BC 4FFC
02BC 5000
02BC 5004 - 02BC 57FC
02BC 5800
02BC 5804 - 02BC 5FFC
02BC 6000
02BC 6004 - 02BC 67FC
02BC 6800
02BC 6804 - 02BC 6FFC
02BC 7000
02BC 7004
02BC 7008
02BC 700C
02BC 7010 - 02BC 707C
02BC 7080
02BC 8000
02BC 8004
02BC 8008
02BC 8800
02BC 8804
02BC 8808
02BC 8880
02BC 8884
02BC 8888
02BC 888C
02BC 8890 - 02BC 8FFC
02BC 9000
02BC 9004
02BC 9008
02BC 900C - 02BC 97FC
02BC 9800
02BC 9804
02BC 9808
02BC 980C - 02BC 9FFC
02BC A000
02BC A008
02BC A804
02BC A808
02BC A80C - 02BC AFFC
02BC B000
02BC B004
02BC B008 - 02BC BFFC
02BC C000
02BC C004
02BC C008
02BC C00C - 02BC C07C
02BC C080
192 Peripheral Information and Electrical Specifications
ACRONYM
-
LINK2_CFG
-
LINK3_CFG
-
LINK4_CFG
-
LINK5_CFG
AIF_SERDES0_PLL_CFG
AIF_SERDES1_PLL_CFG
AIF_SERDES0_TST_CFG
AIF_SERDES1_TST_CFG
-
SERDES_STS
RM_LINK0_CFG
RM_LINK0_PI_OFFSET_CFG
RM_LINK0_LOS_THOLD_CFG
RM_LINK1_CFG
RM_LINK1_PI_OFFSET_CFG
RM_LINK1_LOS_THOLD_CFG
RM_LINK_STSA
RM_LINK_STSB
RM_LINK_STSC
RM_LINK_STSD
-
RM_LINK2_CFG
RM_LINK2_PI_OFFSET_CFG
RM_LINK2_LOS_THOLD_CFG
-
RM_LINK3_CFG
RM_LINK3_PI_OFFSET_CFG
RM_LINK3_LOS_THOLD_CFG
-
RM_LINK4_CFG
RM_LINK4_LOS_THOLD_CFG
RM_LINK5_PI_OFFSET_CFG
RM_LINK5_LOS_THOLD_CFG
-
RM_ SYNC_CNT_CFG
RM_UNSYNC_CNT_CFG
-
TM_LINK0_0CFG
TM_LINK0_1CFG
TM_LINK0_2CFG
-
TM_LINK0_STS
Submit Documentation Feedback
Product Folder Link(s) :TMS320C6474
REGISTER NAME
Reserved
Link 2 Configuration Register
Reserved
Link 3 Configuration Register
Reserved
Link 4 Configuration Register
Reserved
Link 5 Configuration Register
AI SerDes 0 PLL Configuration
AI SerDes 1 PLL Configuration
AI SerDes 0 Test Configuration
AI SerDes 1 Test Configuration
Reserved
SERDES Status Register
RX MAC Link 0 Configuration Register
RX MAC Link 0 Pi Offset Register
RX MAC Link 0 LOS Threshold Register
RX MAC Link 1 Configuration Register
RX MAC Link 1 Pi Offset Register
RX MAC Link 1 LOS Threshold Register
RX MAC Link Status Register A
RX MAC Link Status Register B
RX MAC Link Status Register C
RX MAC Link Status Register D
Reserved
RX MAC Link 2 Configuration Register
RX MAC Link 2 Pi Offset Register
RX MAC Link 2 LOS Threshold Register
Reserved
RX MAC Link 3 Configuration Register
RX MAC Link 3 Pi Offset Register
RX MAC Link 3 LOS Threshold Register
Reserved
RX MAC Link 4 Configuration Register
RX MAC Link 4 LOS Threshold Register
RX MAC Link 5 Pi Offset Register
RX MAC Link 5 LOS Threshold Register
Reserved
RX MAC Common Sync Counter Register
RX MAC Unsync Count Configuration Register
Reserved
TX MAC Link 0 Configuration Register 0
TX MAC Link 0 Configuration Register 1
TX MAC Link 0 Configuration Register 2
Reserved
TX MAC Link 0 Status Register
Copyright © 2008–2010, Texas Instruments Incorporated
www.ti.com