Texas Instruments TMS320C6474 Manual page 151

www.ti.com
Table 7-55. Ethernet MAC (EMAC) Control Registers (continued)
HEX ADDRESS
02C8 0150
02C8 0154
02C8 0158
02C8 015C
02C8 0160
02C8 0164
02C8 0168
02C8 016C
02C8 0170
02C8 0174
02C8 0178 - 02C8 01CC
02C8 01D0
02C8 01D4
02C8 01D8
02C8 01DC
02C8 01E0
02C8 01E4
02C8 01E8
02C8 01EC
02C8 01F0 - 02C8 01FC
02C8 0200
02C8 0204
02C8 0208
02C8 020C
02C8 0210
02C8 0214
02C8 0218
02C8 021C
02C8 0220
02C8 0224
02C8 0228
02C8 022C
02C8 0230
02C8 0234
02C8 0238
02C8 023C
02C8 0240
02C8 0244
02C8 0248
02C8 024C
02C8 0250
02C8 0254
02C8 0258
02C8 025C
02C8 0260
02C8 0264
02C8 0268
Copyright © 2008–2010, Texas Instruments Incorporated
ACRONYM
RX4FREEBUFFER Receive Channel 4 Free Buffer Count Register
RX5FREEBUFFER Receive Channel 5 Free Buffer Count Register
RX6FREEBUFFER Receive Channel 6 Free Buffer Count Register
RX7FREEBUFFER Receive Channel 7 Free Buffer Count Register
MACCONTROL MAC Control Register
MACSTATUS MAC Status Register
EMCONTROL Emulation Control Register
FIFCONTROL FIFO Control Register (Transmit and Receive)
MACCONFIG MAC Configuration Register
SOFTRESET Soft Reset Register
- Reserved
MACSRCADDRLO MAC Source Address Low Bytes Register (Lower 32-bits)
MACSRCADDRHI MAC Source Address High Bytes Register (Upper 32-bits)
MACHASH1 MAC Hash Address Register 1
MACHASH2 MAC Hash Address Register 2
BOFFTEST Back Off Test Register
TRACETEST Transmit Pacing Algorithm Test Register
RXPAUSE Receive Pause Timer Register
TXPAUSE Transmit Pause Timer Register
- Reserved
RXGOODFRAMES Good Receive Frames Register
RXBCASTFRAMES Broadcast Receive Frames Register
RXMCASTFRAMES Multicast Receive Frames Register
RXPAUSEFRAMES Pause Receive Frames Register
RXCRCERRORS Receive CRC Errors Register
RXALIGNCODEERRORS Receive Alignment/Code Errors Register
RXOVERSIZED Receive Oversized Frames Register
RXJABBER Receive Jabber Frames Register02C80220
RXUNDERSIZED Receive Undersized Frames Register
RXFRAGMENTS Receive Frame Fragments Register
RXFILTERED Filtered Receive Frames Register
RXQOSFILTERED Receive QOS Filtered Frames Register
RXOCTETS Receive Octet Frames Register
TXGOODFRAMES Good Transmit Frames Register
TXBCASTFRAMES Broadcast Transmit Frames Register
TXMCASTFRAMES Multicast Transmit Frames Register
TXPAUSEFRAMES Pause Transmit Frames Register
TXDEFERRED Deferred Transmit Frames Register
TXCOLLISION Transmit Collision Frames Register
TXSINGLECOLL Transmit Single Collision Frames Register
TXMULTICOLL Transmit Multiple Collision Frames Register
TXEXCESSIVECOLL Transmit Excessive Collision Frames Register
TXLATECOLL Transmit Late Collision Frames Register
TXUNDERRUN Transmit Underrun Error Register
TXCARRIERSENSE Transmit Carrier Sense Errors Register
TXOCTETS Transmit Octet Frames Register
FRAME64 Transmit and Receive 64 Octet Frames Register
Submit Documentation Feedback
Product Folder Link(s)
SPRS552F – OCTOBER 2008 – REVISED JULY 2010
REGISTER NAME
Peripheral Information and Electrical Specifications
:TMS320C6474
TMS320C6474
151