Texas Instruments TMS320C6474 Manual page 100

TMS320C6474
SPRS552F – OCTOBER 2008 – REVISED JULY 2010
Table 7-9. EDMA3 Transfer Controller 2 Registers (continued)
HEX ADDRESS RANGE
02A3 0398 - 02A3 03BC
02A3 03C0
02A3 03C4
02A3 03C8
02A3 03CC
02A3 03D0
02A3 03D4
02A3 03D8 - 02A3 7FFC
HEX ADDRESS RANGE
02A3 8000
02A3 8004
02A3 8008 - 02A3 80FC
02A3 8100
02A3 8104 - 02A3 811C
02A3 8120
02A3 8124
02A3 8128
02A3 812C
02A3 8130
02A3 8134 - 02A3 813C
02A3 8140
02A3 8144 - 02A3 823C
02A3 8240
02A3 8244
02A3 8248
02A3 824C
02A3 8250
02A3 8254
02A3 8258
02A3 825C
02A3 8260
02A3 8264 - 02A3 827C
02A3 8280
02A3 8284
02A3 8288
02A3 828C - 02A3 82FC
02A3 8300
02A3 8304
02A3 8308
02A3 830C
02A3 8310
02A3 8314
02A3 8318 - 02A3 833C
02A3 8340
02A3 8344
100 Peripheral Information and Electrical Specifications
ACRONYM REGISTER NAME
- Reserved
DFOPT3 Destination FIFO Options Register 3
DFSRC3 Destination FIFO Source Address Register 3
DFCNT3 Destination FIFO Count Register 3
DFDST3 Destination FIFO Destination Address Register 3
DFBIDX3 Destination FIFO BIDX Register 3
DFMPPRXY3 Destination FIFO Memory Protection Proxy Register 3
- Reserved
Table 7-10. EDMA3 Transfer Controller 3 Registers
ACRONYM REGISTER NAME
PID Peripheral Identification Register
TCCFG EDMA3TC Configuration Register
- Reserved
TCSTAT EDMA3TC Channel Status Register
- Reserved
ERRSTAT Error Register
ERREN Error Enable Register
ERRCLR Error Clear Register
ERRDET Error Details Register
ERRCMD Error Interrupt Command Register
- Reserved
RDRATE Read Rate Register
- Reserved
SAOPT Source Active Options Register
SASRC Source Active Source Address Register
SACNT Source Active Count Register
SADST Source Active Destination Address Register
SABIDX Source Active Source B-Index Register
SAMPPRXY Source Active Memory Protection Proxy Register
SACNTRLD Source Active Count Reload Register
SASRCBREF Source Active Source Address B-Reference Register
SADSTBREF Source Active Destination Address B-Reference Register
- Reserved
DFCNTRLD Destination FIFO Set Count Reload
DFSRCBREF Destination FIFO Set Destination Address B Reference Register
DFDSTBREF Destination FIFO Set Destination Address B Reference Register
- Reserved
DFOPT0 Destination FIFO Options Register 0
DFSRC0 Destination FIFO Source Address Register 0
DFCNT0 Destination FIFO Count Register 0
DFDST0 Destination FIFO Destination Address Register 0
DFBIDX0 Destination FIFO BIDX Register 0
DFMPPRXY0 Destination FIFO Memory Protection Proxy Register 0
- Reserved
DFOPT1 Destination FIFO Options Register 1
DFSRC1 Destination FIFO Source Address Register 1
Submit Documentation Feedback
Product Folder Link(s)
Copyright © 2008–2010, Texas Instruments Incorporated
:TMS320C6474
www.ti.com