Texas Instruments TMS320C6474 Manual page 163

www.ti.com
7.15.1.2 Timer Watchdog Select
As mentioned previously, the timers can operate in watchdog mode. When in watchdog mode, the event
output from the timer can optionally reset the CPU. When used in this type of mode, Timer3, Timer4, and
Timer 5 correspond to C64x+ Megamodule Core 0, C64x+ Megamodule Core 1, and C64x+ Megamodule
Core 2, respectively. In order for the event not to trigger the reset when this operation is not desired, the
Timer watchdog reset selection register (WDRSTSEL) is created to turn this feature on/off. The
WDRSTSEL register is shown in
31
7
R-0 0000 0000 0000 0000 0000 0000 0000
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Figure 7-41. Timer Watchdog Reset Selection Register (WDRSTSEL)
Table 7-67. Timer Watchdog Reset Selection Register (WDRSTSEL) Field Descriptions
Bit Field
31:3 Reserved
2:2 WRDSTSELn
7.15.2 Timers Peripheral Description(s)
HEX ADDRESS
0291 0000
0291 0004
0291 0008
0291 000C
0291 0010
0291 0014
0291 0018
0291 001C
0291 0020
0291 0024
0291 0028
0291 002C
0291 0030
0291 0034 - 0291 FFFF
Copyright © 2008–2010, Texas Instruments Incorporated
Figure 7-41
R-0 0000 0000 0000 0000 0000 0000 0000
Reserved
Value Description
Reserved
Reset Select for Watchdog Timer
0 TOUTnL does not cause WDRSTSEL to assert to the corresponding C64x+ megamodule
1 TOUTnL causes a reset of the corresponding C64x+ megamodule via the host reset port of the
LPSC
Table 7-68. Timer 0 Registers
ACRONYM
PID
EMUMGT_CLKSPD
-
-
TIMLO
TIMHI
PRDLO
PRDHI
TCR
TGCR
WDTCR
-
-
-
Submit Documentation Feedback
Product Folder Link(s)
SPRS552F – OCTOBER 2008 – REVISED JULY 2010
and described in Table 7-67.
Reserved
3
WDRSTSEL5
R/W-0
Peripheral ID Register
Timer 0 Emulation Management/Clock Speed Register
Reserved
Reserved
Timer 0 Counter Register Low
Timer 0 Counter Register High
Timer 0 Period Register Low
Timer 0 Period Register High
Timer 0 Control Register
Timer 0 Global Control Register
Timer 0 Watchdog Timer Control Register
Reserved
Reserved
Reserved
Peripheral Information and Electrical Specifications
:TMS320C6474
TMS320C6474
2 1
WDRSTSEL4 WDRSTSEL3
R/W-0
REGISTER NAME
8
0
R/W-0
163