Brocade Communications Systems A7533A - Brocade 4Gb SAN Switch Base Command Reference Manual page 92

2
centralMemoryTest
Port 15 reads the central memory in ASIC 0.
Port 0 reads the central memory in ASIC 1.
Port 1 reads the central memory in ASIC 1.
Port 14 reads the central memory in ASIC 1.
Port 15 reads the central memory in ASIC 1.
Port 15 reads the central memory in ASIC 2.
Port 15 reads the central memory in ASIC 3.
Repeat step 1 and step 2 the for the complemented pattern.
Repeat this procedure for each ASIC pair in the blade under test.
The pattern used is generated similarly as in data read/write subtest except that only 2112 bytes
are generated.
Parity Error Subtest
The forced bad parity error subtest verifies that a bad parity can be detected, its error flag set, and
interrupt bits set.
The test method is as follows:
Clear the error and interrupt bits of all ASICs.
Write 64 bytes with bad parity to all ASICs at offset 0.
Read each of the ASIC pairs at offset 0 and check that the error and interrupt bits are set.
Repeat steps 1 through 3 for offset 1 through 10.
Buffer Number Error Subtest
The forced bad buffer number error subtest verifies that the bad buffer number in the data packet
can be detected and its error flag and interrupt bits set.
The test method is as follows:
Clear the error and interrupt bits of all ASICs.
Set up the hardware so that transmission of data includes a bad buffer.
For each of the 11 possible offsets for each ASIC X in the switch:
Write a 64-byte pattern in the central memory.
Read X from all ASIC Y in the switch.
For ASIC X, ensure:
interrupt status bits set.
the error type is buffer number error.
the port number in error is the receiver port (which is the base port of ASIC Y).
Check that all ASICs besides X are not interrupted or flagged with an error.
Reading the error register clears the CMEM interrupt bit, preparing for the next offset to test.
60 Fabric OS Command Reference Manual
53-1000436-01