NXP Semiconductors QorIQ LS1028A Reference Manual page 19

Reference design board
Hide thumbs Also See for QorIQ LS1028A:
Table of Contents

Advertisement

Table 2-1. Secondary power supplies (continued)
Part
Manufacturing
identifi
part number
er
U6
MC34VR500V9
NXP
ES
Semiconductors
U7
FPF1321UCX
ON
Semiconductor
U8
MAX8902B
Maxim
Integrated
1. VDD is 1.0 V or 0.9 V depending upon the state of GPIO1_DAT24 GPIO pin of LS1028A.
QorIQ LS1028A Reference Design Board Reference Manual, Rev. A, 02/2018
NXP Semiconductors
Part
Power
manufacturer
supply
1V0, 2V5,
1V35, 1V8
EVDD
TA_BB_VD
D
Confidential Proprietary
Chapter 2 LS1028ARDB Functional Description
Specifications
• 1.0 V at 1.1 A
Multi-output DC/DC regulator with four
• 2.5 V at 0.8 A
switched outputs, two LDO outputs (VDD
• 1.35 V at 0.4 A
and DDR enable), and one reset control
• 1.8 V at 2.5 A
output to CPLD (RST_OUT). Four switched
outputs are:
• SW1LX: 1.0 V for the QSGMII PHY
VDD and VDDA
• SW2LX: 2.5 V for QSGMII PHY
VDD25, VDD25A, and DDR4
memory VPP
• SW3LX: 1.35 V; Filtered 1.35 V is
supplied to LS1028A X1VDD,
AVDD_SD1_PLL1, and
AVDD_SD1_PLL2
• SW4LX: 1.8 V for board components:
UART transceiver, XSPI memories,
eMMC memory IO, CPLD IO bank3,
clockgen VDD and VDDA
3.3 V
eSDHC IO Power.
NOTE: EVDD boots up to 3.3 V and can
1.8 V
NOTE: The FPF1321UCX is a power
.
0.9 V / 1.0 V at 0.15
Power supply for TA_BB_VDD.
A
Description
NOTE:
Filtered 1V8
also powers
LS1028A power
supplies:
AVDD_CGA1,
AVDD_CGA2,
AVDD_PLAT,
DP_SAVDD,
AVDD_D1, and
AVDD_PIXEL.
NOTE:
Jumper-enabled
1V8 also powers
PROG_MTR
and
PROG_SFP.
be changed to 1.8 V depending
upon the SD_VSEL pin state that
is controlled from the LS1028A
SDHC IP block.
switch, not a power supply.
19

Advertisement

Table of Contents
loading

Table of Contents