Cmpw (Data Table Shift-In And Compress) - Panasonic FP7 Series Command Reference Manual

Cpu unit
Hide thumbs Also See for FP7 Series:
Table of Contents

Advertisement

8.16 CMPW (Data Table Shift-In and Compress)

8.16 CMPW (Data Table Shift-In and Compress)

Ladder diagram
Available operation units (●: Available)
Operatio
bit
n unit
i
List of operands
Operand
Description
S
Write data
D1
Starting address of the buffer
D2
End address of the buffer
Available devices (●: Available)
Operan
d
W
W
X
Y
S
D1
D2
(Note 1)
Only 16-bit devices and integer constants can be modified.
(Note 2)
Index register (I0 to IE)
(Note 3)
Can be specified only when the operation unit is signed integer (SS).
(Note 4)
Can be specified only when the operation unit is an unsigned integer (US).
Outline of operation
● According to the operation unit of [n], the instruction transfers [S] to [D1], and compresses
the areas specified by [D1] to [D2].
● The data in the specified area, excluding 0, are allocated in descending order from the higher
address of the specified area, and the remaining area is cleared to zero.
8-32
US
16-Bit device:
W
W
W
S
D
L
R
L
S
D
T
D
SS
UL
32-Bit
device:
TS
TE
U
W
WI
C
C
M
O
S
E
SL
SF
Real
Integer
numbe
r
IX
K
(N
(N
(N
H
SF
ote
ote
ote
2)
3)
4)
WUME-FP7CPUPGR-12
DF
St
rin
g
Index
modifie
r
D
(Note 1)
" "
F

Advertisement

Table of Contents
loading

Table of Contents