Bcdmul (Bcd Data Multiplication) - Panasonic FP7 Series Command Reference Manual

Cpu unit
Hide thumbs Also See for FP7 Series:
Table of Contents

Advertisement

6.12 BCDMUL (BCD Data Multiplication)

6.12 BCDMUL (BCD Data Multiplication)

Ladder diagram
Available operation units (●: Available)
Operatio
bit
n unit
i
List of operands
Operand
Description
S1
Calculation target data 1 (device address or constant) (Available data: H0 to H9 for each digit)
S2
Calculation target data 2 (device address or constant) (Available data: H0 to H9 for each digit)
D
Calculation result data (device address)
Available devices (●: Available)
Operan
d
W
W
X
Y
S1
S2
D
(Note 1)
Cannot be specified when the operation unit is 16-bit integer (SS, US).
(Note 2)
Only 16-bit devices, and 32-bit devices can be modified. (Integer constants, real number constants,
and character constants cannot be specified.)
(Note 3)
Index register (I0 to IE)
Outline of operation
● This instruction multiplies the BCD data for [S1] and [S2] by the operation unit [i].
● The calculation result is stored in the address starting with [D].
[S1] × [S2] → ([D], [D]+1)
● The unit size of the operation result output in [D] is twice as large as the operation unit.
6-26
US
16-Bit device:
W
W
W
S
D
L
R
L
S
D
T
D
SS
UL
32-Bit
device:
(Note 1)
TS
TE
U
W
WI
C
C
M
O
S
E
SL
SF
Real
Integer
numbe
r
IX
(N
K
H
SF
ote
3)
WUME-FP7CPUPGR-12
DF
St
rin
g
Index
modifie
r
D
(Note 2)
" "
F

Advertisement

Table of Contents
loading

Table of Contents