Shl (Left Shift For N Bits) - Panasonic FP7 Series Command Reference Manual

Cpu unit
Hide thumbs Also See for FP7 Series:
Table of Contents

Advertisement

8.2 SHL (Left Shift for n Bits)

8.2 SHL (Left Shift for n Bits)

Ladder diagram
Available operation units (●: Available)
Operatio
bit
n unit
i
List of operands
Operand
Description
D
The device address where the data to be shifted is stored
n
The device address where the number of shift bits is stored, or the constant
Available devices (●: Available)
Operan
d
W
W
X
Y
D
n
(Note 1)
Cannot be specified when the operation unit is 16-bit integer (SS, US).
(Note 2)
Only 16-bit devices, 32-bit devices, and integer constants can be modified. (Real number constants,
and character constants cannot be specified.)
(Note 3)
Index register (I0 to IE)
(Note 4)
Can be specified only when the operation unit is signed integer (SS, SL).
(Note 5)
Can be specified only when the operation unit is an unsigned integer (US, UL).
Outline of operation
● This instruction shifts the data specified by [D] to the left (to the high bit position), by the data
amount specified by [n] (decimal).
● Once the data is shifted, [n] bits are filled with 0 from the least significant bit. The data from
the highest to the [n]th bit is stored in SR9 (CY).
● Only the lower 8 bits in data are available for [n]. The shift data amount should be specified
between 0 and 255 bits.
8-4
US
16-Bit device:
W
W
W
S
D
L
R
L
S
D
T
D
SS
UL
32-Bit
device:
(Note 1)
TS
TE
U
W
WI
C
C
M
O
S
E
SL
SF
Real
Integer
numbe
r
IX
K
(N
(N
(N
H
SF
ote
ote
ote
3)
4)
5)
WUME-FP7CPUPGR-12
DF
St
rin
g
Index
modifie
r
D
(Note 2)
" "
F

Advertisement

Table of Contents
loading

Table of Contents