Defbuf (Buffer Definition) - Panasonic FP7 Series Command Reference Manual

Cpu unit
Hide thumbs Also See for FP7 Series:
Table of Contents

Advertisement

8.17 DEFBUF (Buffer Definition)

8.17 DEFBUF (Buffer Definition)

Ladder diagram
Available operation units (●: Available)
Operatio
bit
n unit
i
List of operands
Operand
Description
The device address which specifies the buffer size, or the constant (available data range: 1 to
n
4096)
D
Starting device address of the data buffer
Available devices (●: Available)
Operan
d
W
W
X
Y
n
D
(Note 1)
Only 16-bit devices and integer constants can be modified.
(Note 2)
Index register (I0 to IE)
(Note 3)
Can be specified only when the operation unit is signed integer (SS, SL).
(Note 4)
Can be specified only when the operation unit is unsigned integer (US, UL).
Outline of operation
● According to the operation unit [i], the instruction defines the data buffer to be for [n] data
starting from the [D] area.
● From ([D]+1) (usable size) to ([D]+3) (write pointer) are initialized (cleared to zero).
8-34
US
16-Bit device:
W
W
W
S
D
L
R
L
S
D
T
D
SS
UL
32-Bit
device:
TS
TE
U
W
WI
C
C
M
O
S
E
SL
SF
Real
Integer
numbe
r
IX
K
(N
(N
(N
H
SF
ote
ote
ote
2)
3)
4)
WUME-FP7CPUPGR-12
DF
St
rin
g
Index
modifie
r
D
(Note 1)
" "
F

Advertisement

Table of Contents
loading

Table of Contents