Bitr (Right Shift Of Multiple Devices For N Bits) - Panasonic FP7 Series Command Reference Manual

Cpu unit
Hide thumbs Also See for FP7 Series:
Table of Contents

Advertisement

8.5 BITR (Right Shift of Multiple Devices for n Bits)

8.5 BITR (Right Shift of Multiple Devices for n Bits)

Ladder diagram
Available operation units (●: Available)
Operatio
bit
n unit
i
List of operands
Operand
Description
D1
Starting address of the devices to be shifted (data format: according to the operation unit)
D2
End address of the devices to be shifted (data format: according to the operation unit)
n
The device address where the number of shift bits is stored, or the constant
Available bit devices (●: Available)
Operand
X
Y
D1
D2
Available word devices (●: Available)
Operan
d
W
W
X
Y
n
(Note 1)
Only 16-bit devices, 32-bit devices, and integer constants can be modified. (Real number constants,
and character constants cannot be specified.)
Outline of operation
● This instruction shifts the range from [D1] to [D2] to the right by [n] bits.
● The starting address of the bit is specified by [D1], and the end address by [D2].
8-10
US
Bit device
R
L
T
C
P
16-Bit device:
W
W
W
S
D
L
R
L
S
D
T
D
SS
UL
Specification of bit of
S
O
E
IN
DT.n
R
T
32-Bit
device:
(Note 1)
TS
TE
U
W
WI
C
C
M
O
S
E
SL
SF
word device
LD.n
Real
Integer
numbe
r
D
IX
K
H
SF
F
WUME-FP7CPUPGR-12
DF
Index modifier
St
rin
Index
g
modifie
r
(Note 1)
" "

Advertisement

Table of Contents
loading

Table of Contents