Texas Instruments TMS320C3x User Manual page 438

Figure 12–40. Transfer-Counter Operation
12.3.4 CPU/DMA Interrupt-Enable Register
Transfer-counter register
DMA interrupt generated
No
The CPU/DMA interrupt-enable register (IE) is a 32-bit register located in the
CPU register file. The CPU interrupt-enable bits are in locations 10–1. The DMA
interrupt-enable bits are in locations 26–16. A 1 in a CPU/DMA interrupt-enable
register bit enables the corresponding interrupt. A 0 disables the corresponding
interrupt. At reset, 0 is written to this register.
Figure 12–41 shows the CPU/DMA interrupt-enable registers for the 'C30 and
'C31. Figure 12–42 shows the CPU/DMA interrupt-enable register for the 'C32.
Table 12–7 describes the register bits, bit names, and bit functions.
Decrementer
No
Compare
to 0
?
Yes
Is
No
TCINT=1
?
Yes
Is
TC=1
?
Yes
Halt
DMA Controller
Peripherals 12-59