Hitachi H8/300H Series Programming Manual page 253

Bus cycle
T state T state
1 2
ø
Address bus Address
AS
High
RD
High
WR (HWR or LWR)
High
Data bus
high-impedance state
Figure 4-2 Pin States during On-Chip Memory Access
246