Initialization - NEC V850E/IA1 mPD703116 User Manual

32-bit single-chip microcontrollers
Hide thumbs Also See for V850E/IA1 mPD703116:
Table of Contents

Advertisement

15.3 Initialization

Initialize the contents of each register as needed within a program.
Table 15-2 shows the initial values of the CPU, internal RAM, and on-chip peripheral I/O after reset.
Table 15-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (1/6)
On-Chip Hardware
CPU
Program registers
System registers
Internal RAM
On-chip
Bus control
peripheral
function
I/O
Memory control
function
DMA function
Interrupt/exception
control function
CHAPTER 15 RESET FUNCTION
Register Name
General-purpose register (r0)
General-purpose registers (r1 to r31)
Program counter (PC)
Status saving register during interrupt (EIPC, EIPSW)
Status saving register during NMI (FEPC, FEPSW)
Interrupt source register (ECR)
Program status word (PSW)
Status saving register during CALLT execution (CTPC, CTPSW)
Status saving register during exception/debug trap (DBPC, DBPSW)
CALLT base pointer (CTBP)
Chip area selection control register n (CSCn) (n = 0, 1)
Peripheral area selection control register (BPC)
Bus size configuration register (BSC)
System wait control register (VSWC)
Bus cycle type configuration register n (BCTn) (n = 0, 1)
Data wait control register n (DWCn) (n = 0, 1)
Address wait control register (AWC)
Bus cycle control register (BCC)
DMA source address register nL (DSAnL) (n = 0 to 3)
DMA source address register nH (DSAnH) (n = 0 to 3)
DMA destination address register nL (DDAnL) (n = 0 to 3)
DMA destination address register nH (DDAnH) (n = 0 to 3)
DMA transfer count register n (DBCn) (n = 0 to 3)
DMA addressing control register n (DADCn) (n = 0 to 3)
DMA channel control register n (DCHCn) (n = 0 to 3)
DMA disable status register (DDIS)
DMA restart register (DRST)
DMA trigger factor register n (DTFRn) (n = 0 to 3)
In-service priority register (ISPR)
External interrupt mode register n (INTMn) (n = 0 to 2)
Interrupt mask register n (IMRn) (n = 0 to 3)
Interrupt mask register nL (IMRnL) (n = 0 to 3)
Interrupt mask register nH (IMRnH) (n = 0 to 3)
User's Manual U14492EJ3V0UD
Initial Value After Reset
00000000H
Undefined
00000000H
Undefined
Undefined
00000000H
00000020H
Undefined
Undefined
Undefined
Undefined
2C11H
0000H
0000H/5555H
77H
CCCCH
3333H
0000H
AAAAH
Undefined
Undefined
Undefined
Undefined
Undefined
0000H
00H
00H
00H
00H
00H
00H
FFFFH
FFH
FFH
723

Advertisement

Table of Contents
loading

Table of Contents