NEC V850E/IA1 mPD703116 User Manual page 821

32-bit single-chip microcontrollers
Hide thumbs Also See for V850E/IA1 mPD703116:
Table of Contents

Advertisement

sequential data read .............................................. 622
serial I/O shift registers 0, 1................................... 498
serial I/O shift registers L0, L1 ............................... 499
serial interface ................................................. 39, 414
serial write operation characteristics...................... 790
SESA10, SESA11 ......................................... 187, 312
SESC............................................................. 190, 388
SESE0, SESE0H, SESE0L ................................... 345
SI0, SI1.................................................................... 52
signal edge selection registers 10, 11 ........... 187, 312
single transfer mode ...................................... 154, 500
single-chip modes 0, 1............................................. 67
single-step transfer mode ...................................... 156
SIO .......................................................................... 39
SIO0, SIO1 ............................................................ 498
SIOL0, SIOL1 ........................................................ 499
SIRB0, SIRB1........................................................ 490
SIRBE0, SIRBE1 ................................................... 492
SIRBEL0, SIRBEL1 ............................................... 493
SIRBL0, SIRBL1.................................................... 491
SO0, SO1 ................................................................ 52
software exception................................................. 194
software STOP mode .................................... 212, 222
SOTB0, SOTB1 ..................................................... 494
SOTBF0, SOTBF1................................................. 496
SOTBFL0, SOTBFL1............................................. 497
SOTBL0, SOTBL1 ................................................. 495
SPEC0, SPEC1 ..................................................... 257
specific registers.................................................... 109
SRAM, external ROM, external I/O access ........... 133
SRAM, external ROM, external I/O interface......... 132
SRIC0 to SRIC2 .................................................... 179
stack pointer ............................................................ 64
standard format mode ........................................... 530
start of frame ......................................................... 532
status registers 0, 1 ............................................... 316
STATUS0, STATUS1 ............................................ 316
STIC0 to STIC2 ..................................................... 179
STOPTE0, STOPTE0H, STOPTE0L ..................... 343
supplementary description of internal operation
(timer 1) ................................................................. 330
SYNC ...................................................................... 58
synchronous mode ................................................ 469
system register set ............................................ 63, 65
system wait control register ................................... 109
[T]
TBC ....................................................................... 225
APPENDIX D INDEX
TBSTATE0, TBSTATE0H, TBSTATE0L ............... 355
TCLR10, TCLR11.................................................... 49
TCLR2, TCLR3 ....................................................... 50
TCRE0, TCRE0H, TCRE0L ................................. 346
TCUD10, TCUD11 .................................................. 49
text pointer .............................................................. 64
TI2, TI3.................................................................... 50
TID0 to TID2.......................................................... 636
time base counter.................................................. 225
time stamp function ............................................... 524
timer 0 ................................................................... 226
timer 0 clock selection register .............................. 234
timer 1 ................................................................... 298
timer 10 noise elimination time selection
register .................................................................. 716
timer 11 noise elimination time selection
register .................................................................. 716
timer 1/timer 2 clock selection register .......... 307, 343
timer 2 ................................................................... 334
timer 2 capture/compare 1 to 4 status
registers 0, 0H, 0L ................................................. 356
timer 2 clock stop registers 0, 0H, 0L .................... 343
timer 2 count clock/control edge selection
registers 0, 0H, 0L ................................................. 344
timer 2 input filter mode registers 0 to 5 ........ 191, 719
timer 2 output control registers 0, 0H, 0L .............. 349
timer 2 output delay registers 0, 0H, 0L................. 357
timer 2 software event capture register ................. 358
timer 2 sub-channel 0 capture/compare register ... 340
timer 2 sub-channel 0, 5 capture/compare control
register .................................................................. 350
timer 2 sub-channel 1, 2 capture/compare control
register .................................................................. 351
timer 2 sub-channel 3, 4 capture/compare control
register .................................................................. 353
timer 2 sub-channel 5 capture/compare register ... 342
timer 2 sub-channel input event edge selection
registers 0, 0H, 0L ................................................. 345
timer 2 sub-channel n main capture/compare
register (n = 1 to 4)................................................ 341
timer 2 sub-channel n sub capture/compare
register (n = 1 to 4)................................................ 342
timer 2 time base control registers 0, 0H, 0L......... 346
timer 2 time base status registers 0, 0H, 0L .......... 355
timer 3 ........................................................... 377, 379
timer 3 clock selection register .............................. 383
timer 3 noise elimination time selection register.... 717
timer 4 ........................................................... 403, 405
User's Manual U14492EJ3V0UD
821

Advertisement

Table of Contents
loading

Table of Contents