Xilinx AC701 User Manual page 90

Evaluation board for the artix-7 fpga
Hide thumbs Also See for AC701:
Table of Contents

Advertisement

Appendix C: Master Constraints File Listing
90
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA08_P]
set_property PACKAGE_PIN AE21 [get_ports FMC1_HPC_HA08_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA08_N]
set_property PACKAGE_PIN AF19 [get_ports FMC1_HPC_HA09_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA09_P]
set_property PACKAGE_PIN AF20 [get_ports FMC1_HPC_HA09_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA09_N]
set_property PACKAGE_PIN AE22 [get_ports FMC1_HPC_HA10_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA10_P]
set_property PACKAGE_PIN AF22 [get_ports FMC1_HPC_HA10_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA10_N]
set_property PACKAGE_PIN AD20 [get_ports FMC1_HPC_HA11_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA11_P]
set_property PACKAGE_PIN AE20 [get_ports FMC1_HPC_HA11_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA11_N]
set_property PACKAGE_PIN AC19 [get_ports FMC1_HPC_HA12_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA12_P]
set_property PACKAGE_PIN AD19 [get_ports FMC1_HPC_HA12_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA12_N]
set_property PACKAGE_PIN AC18 [get_ports FMC1_HPC_HA13_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA13_P]
set_property PACKAGE_PIN AD18 [get_ports FMC1_HPC_HA13_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA13_N]
set_property PACKAGE_PIN AE18 [get_ports FMC1_HPC_HA14_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA14_P]
set_property PACKAGE_PIN AF18 [get_ports FMC1_HPC_HA14_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA14_N]
set_property PACKAGE_PIN Y18 [get_ports FMC1_HPC_HA15_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA15_P]
set_property PACKAGE_PIN AA18 [get_ports FMC1_HPC_HA15_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA15_N]
set_property PACKAGE_PIN AE17 [get_ports FMC1_HPC_HA16_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA16_P]
set_property PACKAGE_PIN AF17 [get_ports FMC1_HPC_HA16_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA16_N]
set_property PACKAGE_PIN AA20 [get_ports FMC1_HPC_HA17_CC_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA17_CC_P]
set_property PACKAGE_PIN AB20 [get_ports FMC1_HPC_HA17_CC_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA17_CC_N]
set_property PACKAGE_PIN AA17 [get_ports FMC1_HPC_HA18_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA18_P]
set_property PACKAGE_PIN AB17 [get_ports FMC1_HPC_HA18_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA18_N]
set_property PACKAGE_PIN AC17 [get_ports FMC1_HPC_HA19_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA19_P]
set_property PACKAGE_PIN AD17 [get_ports FMC1_HPC_HA19_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA19_N]
set_property PACKAGE_PIN Y16 [get_ports FMC1_HPC_HA20_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA20_P]
set_property PACKAGE_PIN Y17 [get_ports FMC1_HPC_HA20_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA20_N]
set_property PACKAGE_PIN AB16 [get_ports FMC1_HPC_HA21_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA21_P]
set_property PACKAGE_PIN AC16 [get_ports FMC1_HPC_HA21_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA21_N]
set_property PACKAGE_PIN Y15 [get_ports FMC1_HPC_HA22_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA22_P]
set_property PACKAGE_PIN AA15 [get_ports FMC1_HPC_HA22_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA22_N]
set_property PACKAGE_PIN W14 [get_ports FMC1_HPC_HA23_P]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA23_P]
set_property PACKAGE_PIN W15 [get_ports FMC1_HPC_HA23_N]
set_property IOSTANDARD LVCMOS25 [get_ports FMC1_HPC_HA23_N]
www.xilinx.com
AC701 Evaluation Board
UG952 (v1.2) August 28, 2013

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents