Download Print this page
Xilinx XTP194 Manual
Xilinx XTP194 Manual

Xilinx XTP194 Manual

Ac701 built-in self test flash application

Advertisement

Quick Links

AC701 Built-In Self Test
Flash Application
December 2013
XTP194

Advertisement

loading

Summary of Contents for Xilinx XTP194

  • Page 1 AC701 Built-In Self Test Flash Application December 2013 XTP194...
  • Page 2: Revision History

    NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the “Information”) is provided “AS-IS” with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information.
  • Page 3 Overview Xilinx AC701 Board Software Requirements AC701 Setup AC701 BIST (Built-In Self Test) Compile AC701 BIST Design Program AC701 with BIST Design Run the LwIP Ethernet Design References – IP Release Notes Guide XTP025 Note: This presentation applies to the AC701...
  • Page 4 A UART based terminal program interface offers users a menu of tests to run. Block Design Source – RDF0220 - AC701 BIST Design Files (2013.4 C) zip file – Available through http://www.xilinx.com/ac701 Note: Presentation applies to the AC701...
  • Page 5 AC701 BIST Design Description Block Design IP – Processor and Subsystems: MicroBlaze, MicroBlaze Debug Module (MDM), Local Memory Bus, LMB BRAM Controller, Block Memory Generator, Proc Sys Reset, AXI Interrupt Controller – AXI Bus: AXI Interconnect, AXI Timer – Memory: AXI BRAM Controller, MIG 7 Series, AXI DMA –...
  • Page 6 Xilinx AC701 Board...
  • Page 7: Vivado Software Requirements

    Vivado Software Requirements Xilinx Vivado Design Suite 2013.4, Design Edition + SDK – Combined installer Note: Presentation applies to the AC701...
  • Page 8 AC701 Setup Connect a USB Type-A to Micro-B cable to the USB JTAG (Digilent) connector on the AC701 board – Connect this cable to your PC...
  • Page 9 AC701 Setup Connect a USB Type-A to Mini-B cable to the USB UART connector on the AC701 board – Connect this cable to your PC – Power on the AC701 board for UART Drivers Installation...
  • Page 10 AC701 Setup Install USB UART Drivers – Go to http://www.silabs.com – Search for Virtual port drivers Note: Presentation applies to the AC701...
  • Page 11 AC701 Setup Reboot your PC if necessary Right-click on My Computer and select Properties – Select the Hardware tab – Click on Device Manager Note: Presentation applies to the AC701...
  • Page 12 AC701 Setup Expand the Ports Hardware – Right-click on Silicon Labs CP210x USB to UART Bridge and select Properties Note: Presentation applies to the AC701...
  • Page 13 AC701 Setup Under Port Settings tab – Click Advanced – Set the COM Port to an open Com Port setting from COM1 to COM4 Note: Presentation applies to the AC701...
  • Page 14 AC701 Setup Board Power must be on before starting Tera Term Start the Terminal Program – Select your USB Com Port – Set the baud to 9600 Note: Presentation applies to the AC701...
  • Page 15 AC701 Setup Unzip the RDF0220 - AC701 BIST Design Files (2013.4 C) zip file – Available through http://www.xilinx.com/ac701 Note: Presentation applies to the AC701...
  • Page 16 AC701 BIST Open a Vivado Tcl Shell: Start → All Programs → Xilinx Design Tools → Vivado 2013.4 → Vivado 2013.4 Tcl Shell Note: Presentation applies to the AC701...
  • Page 17 AC701 BIST Download the BIST bitstream In the Vivado Tcl Shell type: source C:/ac701_bist/ready_for_download/bist_download.tcl Note: Presentation applies to the AC701...
  • Page 18 AC701 BIST View initial BIST screen Note: Presentation applies to the AC701...
  • Page 19 AC701 BIST UART Test – Type “1” to start the UART Test – After each test, press any key to return to the main menu Note: Presentation applies to the AC701...
  • Page 20 AC701 BIST LED Test – Type 2 to begin LED Test View Walking 1’s pattern on GPIO LEDs – Sequence repeats twice Note: Presentation applies to the AC701...
  • Page 21 AC701 BIST IIC Test – Type 3 to begin IIC Test Note: Presentation applies to the AC701...
  • Page 22 AC701 BIST Timer Test – Type 4 to begin Timer Test Note: Presentation applies to the AC701...
  • Page 23 AC701 BIST Rotary Test – Type 5 to begin Rotary Test – Turn the rotary switch (under the LCD) back and forth Note: Presentation applies to the AC701...
  • Page 24 AC701 BIST GPIO Switch Test – Set 4-position GPIO DIP Switch (SW2) – Type 6 to begin GPIO Switch Test • Reads switch settings Note: Presentation applies to the AC701...
  • Page 25 AC701 BIST LCD Test – Type 7 to begin LCD Test Note: Presentation applies to the AC701...
  • Page 26 AC701 BIST External Memory Test – Type 8 to begin External Memory Test Note: Presentation applies to the AC701...
  • Page 27 AC701 BIST Internal Memory Test – Type 9 to begin BRAM Memory Test Note: Presentation applies to the AC701...
  • Page 28 AC701 BIST Ethernet Test – Type A to begin AXI Ethernet Test Note: Presentation applies to the AC701...
  • Page 29 AC701 BIST Button Test – Type B to begin Button Test Note: Presentation applies to the AC701...
  • Page 30 Compile AC701 BIST Design...
  • Page 31 Compile AC701 BIST Design Open Vivado Start → All Programs → Xilinx Design Tools → Vivado 2013.4 → Vivado Select Open Project Note: Presentation applies to the AC701...
  • Page 32 Compile AC701 BIST Design Open the AC701 Design: – <Design Name>\ac701_bist.xpr Note: Presentation applies to the AC701...
  • Page 33 Compile AC701 BIST Design The design is fully implemented; you can recompile, or export to SDK – To recompile, right-click synth_1, select Reset Runs then Generate Bitstream Note: Presentation applies to the AC701...
  • Page 34 Compile AC701 BIST Design Once done, both the Synthesis and Implementation will have green check marks Note: Presentation applies to the AC701...
  • Page 35 Compile AC701 BIST Design The BIST Design has been implemented with IP Integrator (IPI) Click Open Block Design Note: Presentation applies to the AC701...
  • Page 36 Compile AC701 BIST Design All the IP Blocks used in the design can be seen in this view Note: Presentation applies to the AC701...
  • Page 37 Compile AC701 BIST Design To export to SDK, the Block and Implemented designs must be open Click Open Implemented Design Note: Presentation applies to the AC701...
  • Page 38 Compile AC701 BIST Design View Implemented Design Note: Presentation applies to the AC701...
  • Page 39 Compile AC701 BIST Design Select File → Export → Export hardware for SDK… Select Launch SDK and click OK Note: Presentation applies to the AC701...
  • Page 40 Compile AC701 Software in SDK SDK Software Compile - Build ELF files in SDK – Project builds automatically – When done, close SDK and return to Vivado Note: Presentation applies to the AC701...
  • Page 41 Program AC701 with BIST Design...
  • Page 42 Program AC701 with BIST Design Select Add Sources Note: Presentation applies to the AC701...
  • Page 43 Program AC701 with BIST Design Select Add or Create Design Sources Note: Presentation applies to the AC701...
  • Page 44 Program AC701 with BIST Design Add bist_app.elf and lwip_echo_server.elf from the SDK tree Make sure Copy sources into project is deselected Click Finish Note: Presentation applies to the AC701...
  • Page 45 Program AC701 with BIST Design Right-click on the Design and select Associate ELF Files… Note: Presentation applies to the AC701...
  • Page 46 Program AC701 with BIST Design Click the button to the right; select the bist_app.elf then click OK twice Note: Presentation applies to the AC701...
  • Page 47 Program AC701 with BIST Design Select Generate Bitstream – This creates a bitstream with the BIST ELF file Note: Presentation applies to the AC701...
  • Page 48 Program AC701 with BIST Design Click Open Hardware Manager Note: Presentation applies to the AC701...
  • Page 49 Program AC701 with BIST Design Click Open a new hardware target Note: Presentation applies to the AC701...
  • Page 50 Program AC701 with BIST Design Click Next Note: Presentation applies to the AC701...
  • Page 51 Program AC701 with BIST Design Click Next Note: Presentation applies to the AC701...
  • Page 52 Program AC701 with BIST Design Click Next Note: Presentation applies to the AC701...
  • Page 53 Program AC701 with BIST Design Set the FREQUENCY to 30000000 Hz (30 MHz) and click Next Note: Presentation applies to the AC701...
  • Page 54 Program AC701 with BIST Design Click Finish Note: Presentation applies to the AC701...
  • Page 55 Program AC701 with BIST Design Select Program device → xc7a200t_0 Note: Presentation applies to the AC701...
  • Page 56 Program AC701 with BIST Design Program Device defaults to impl_1 bitstream Click Program Note: Presentation applies to the AC701...
  • Page 57 Program AC701 with BIST Design BIST Application runs in the terminal window Note: Presentation applies to the AC701...
  • Page 58 Program AC701 with BIST Design Close the Server – Closing the localhost server allows access by a different Vivado instance Note: Presentation applies to the AC701...
  • Page 59 Program AC701 with BIST Design Repeat this process using Tcl scripts Open a Vivado Tcl shell and type: source C:/ac701_bist/ready_for_download/make_download_files.tcl This script uses Tcl commands to add the ELF files to the BIST project , then generate both the BIST and LwIP bitstreams Note: Presentation applies to the AC701...
  • Page 60 Program AC701 with BIST Design Download the BIST bitstream In the Vivado Tcl Shell type: source C:/ac701_bist/ready_for_download/bist_download.tcl Note: Presentation applies to the AC701...
  • Page 61 Program AC701 with BIST Design BIST Application runs in the terminal window Note: Presentation applies to the AC701...
  • Page 62 Run the LwIP Ethernet Design...
  • Page 63 AC701 Setup Connect a Ethernet cable to the AC701 – Connect this cable to your PC – Not shown, the UART should be connected...
  • Page 64 Run the LwIP Ethernet Design From the Windows Control Panel, open Network Connections Right-click on the Gigabit Ethernet Adapter and select Properties Note: Presentation applies to the AC701...
  • Page 65 Run the LwIP Ethernet Design Click Configure – Set the Media Type to Auto for 1 Gbps then click OK Note: Presentation applies to the AC701...
  • Page 66 Run the LwIP Ethernet Design Reopen the properties after the last step Set your host (PC) to this IP Address: Note: Presentation applies to the AC701...
  • Page 67 Run the LwIP Ethernet Design Download the LwIP bitstream In the Vivado Tcl Shell type: source C:/ac701_bist/ready_for_download/lwip_download.tcl Note: Presentation applies to the AC701...
  • Page 68 Run the LwIP Ethernet Design View LwIP echo server screen Note: Presentation applies to the AC701...
  • Page 69 Run the LwIP Ethernet Design From a DOS window on the PC Host, enter the command: ping 192.168.1.10 – Ping from PC host 192.168.1.2 to AC701 target 192.168.1.10 Note: Presentation applies to the AC701...
  • Page 70 References...
  • Page 71 References IP Integrator Documentation – Vivado Design Suite Tcl Command Reference Guide • http://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_3/ ug835-vivado-tcl-commands.pdf – Designing IP Subsystems Using IP Integrator • http://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_3/ ug994-vivado-ip-subsystems.pdf – IP Release Notes Guide • http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf 7 Series Configuration – 7 Series FPGAs Configuration User Guide •...
  • Page 72 Documentation...
  • Page 73 Documentation Artix-7 – Artix-7 FPGA Family • http://www.xilinx.com/products/silicon-devices/fpga/artix-7/index.htm – Design Advisory Master Answer Record for Artix-7 FPGAs • http://www.xilinx.com/support/answers/51456.htm AC701 Documentation – Artix-7 FPGA AC701 Evaluation Kit • http://www.xilinx.com/products/boards-and-kits/EK-A7-AC701-G.htm – AC701 Getting Started Guide • http://www.xilinx.com/support/documentation/boards_and_kits/ac701/2013_2/ ug967-ac701-eval-kit-getting-started.pdf – AC701 User Guide •...