Atmel AT90PWM2 Manual page 121

15.9 Timer/Counter Timing Diagrams
AT90PWM2/3/2B/3B
122
The extreme values for the OCRnx Register represents special cases when generating a PWM
waveform output in the phase correct PWM mode. If the OCRnx is set equal to BOTTOM the
output will be continuously low and if set equal to TOP the output will be set to high for non-
inverted PWM mode. For inverted PWM the output will have the opposite logic values. If OCR1A
is used to define the TOP value (WGM13:0 = 9) and COM1A1:0 = 1, the OC1A output will toggle
with a 50% duty cycle.
The Timer/Counter is a synchronous design and the timer clock (clk
clock enable signal in the following figures. The figures include information on when Interrupt
Flags are set, and when the OCRnx Register is updated with the OCRnx buffer value (only for
modes utilizing double buffering).
Figure 15-10. Timer/Counter Timing Diagram, Setting of OCFnx, no Prescaling
clk
I/O
clk
Tn
(clk /1)
I/O
TCNTn OCRnx - 1
OCRnx
OCFnx
Figure 15-11 shows the same timing data, but with the prescaler enabled.
Figure 15-11. Timer/Counter Timing Diagram, Setting of OCFnx, with Prescaler (f
clk
I/O
clk
Tn
(clk /8)
I/O
TCNTn OCRnx - 1
OCRnx
OCFnx
Figure 15-12 shows the count sequence close to TOP in various modes. When using phase and
frequency correct PWM mode the OCRnx Register is updated at BOTTOM. The timing diagrams
will be the same, but TOP should be replaced by BOTTOM, TOP-1 by BOTTOM+1 and so on.
The same renaming applies for modes that set the TOVn Flag at BOTTOM.
Figure 15-10 shows a timing diagram for the setting of OCFnx.
OCRnx
OCRnx Value
OCRnx
OCRnx Value
) is therefore shown as a
Tn
OCRnx + 1 OCRnx + 2
clk_I/O
OCRnx + 1 OCRnx + 2
4317I–AVR–01/08
/8)