Linear Bpi Flash Memory - Xilinx KC705 User Manual

Chapter 1: KC705 Evaluation Board Features
Table 1-4: DDR3 Memory Connections to the FPGA (Cont'd)
The KC705 DDR3 SODIMM interface adheres to the constraints guidelines documented in
the DDR3 Design Guidelines section of 7 Series FPGAs Memory Interface Solutions
User Guide (UG586)
implementation. Other memory interface details are available in UG586 and
7 Series FPGAs Memory Resources User Guide (UG473)
the Micron MT8JTF12864HZ-1G6G1 part, see

Linear BPI Flash Memory

[Figure
The Linear BPI flash memory located at U58 provides 128 MB of nonvolatile storage that
can be used for configuration or software storage. The data, address, and control signals
are connected to the FPGA. The BPI flash memory device is packaged in a 64-pin BGA.
•
•
•
•
The Linear BPI flash memory can synchronously configure the FPGA in Master BPI mode
at the 33 MHz data rate supported by the PC28F00AP30TF flash memory by using a
configuration bitstream generated with BitGen options for synchronous configuration and
for configuration clock division. The fastest configuration method uses the external
66 MHz oscillator connected to the FPGA EMCCLK pin with a bitstream that has been
built to divide the configuration clock by two. The division is necessary to remain within
the synchronous read timing specifications of the flash memory.
Multiple bitstreams can be stored in the Linear BPI flash memory. The two most significant
address bits (A25, A24) of the flash memory are connected to DIP switch SW13 positions 1
and 2 respectively, and to the RS1 and RS0 pins of the FPGA. By placing valid XC7K325T
bitstreams at four different offset addresses in the flash memory, 1 of the 4 bitstreams can
be selected to configure the FPGA by appropriately setting the DIP switch SW13. The
connections between the BPI flash memory and the FPGA are listed in
18
Send Feedback
U1 FPGA Pin Net Name
AD9 DDR3_RAS_B
AF10 DDR3_CKE0
AE10 DDR3_CKE1
AH10 DDR3_CLK0_N
AG10 DDR3_CLK0_P
AF11 DDR3_CLK1_N
AE11 DDR3_CLK1_P
[Ref 3]. The KC705 DDR3 SODIMM interface is a 40Ω impedance
1-2, callout 3]
Part number: PC28F00AP30TF (Micron)
Supply voltage: 2.5V
Datapath width: 16 bits (26 address lines and 7 control signals)
Data rate: Up to 33 MHz
www.xilinx.com
J1 DDR3 Memory
I/O Standard
Pin Number
SSTL15 110
SSTL15 73
SSTL15 74
DIFF_SSTL15 103
DIFF_SSTL15 101
DIFF_SSTL15 104
DIFF_SSTL15 102
[Ref 4]. For more information about
[Ref 5].
UG810 (v1.6.2) August 26, 2015
Pin Name
RAS_B
CKE0
CKE1
CK0_N
CK0_P
CK1_N
CK1_P
Table 1-5.
KC705 Evaluation Board