Linear Bpi Flash Memory; Bpi Flash Memory Connections To The Fpga - Xilinx KC705 User Manual

Evaluation board for the kintex-7 fpga
Hide thumbs Also See for KC705:
Table of Contents

Advertisement

User Guide (UG586)
implementation. Other memory interface details are available in UG586 and 7 Series FPGAs
Memory Resources User Guide (UG473)
MT8JTF12864HZ-1G6G1 part, see

Linear BPI Flash Memory

[Figure
1-2, callout 3]
The Linear BPI flash memory located at U58 provides 128 MB of nonvolatile storage that
can be used for configuration or software storage. The data, address, and control signals
are connected to the FPGA. The BPI flash memory device is packaged in a 64-pin BGA.
Part number: PC28F00AP30TF (Micron)
Supply voltage: 2.5V
Datapath width: 16 bits (26 address lines and 7 control signals)
Data rate: Up to 33 MHz
The Linear BPI flash memory can synchronously configure the FPGA in Master BPI mode at
the 33 MHz data rate supported by the PC28F00AP30TF flash memory by using a
configuration bitstream generated with BitGen options for synchronous configuration and
for configuration clock division. The fastest configuration method uses the external 66 MHz
oscillator connected to the FPGA EMCCLK pin with a bitstream that has been built to divide
the configuration clock by two. The division is necessary to remain within the synchronous
read timing specifications of the flash memory.
Multiple bitstreams can be stored in the Linear BPI flash memory. The two most significant
address bits (A25, A24) of the flash memory are connected to DIP switch SW13 positions 1
and 2 respectively, and to the RS1 and RS0 pins of the FPGA. By placing valid XC7K325T
bitstreams at four different offset addresses in the flash memory, 1 of the 4 bitstreams can
be selected to configure the FPGA by appropriately setting the DIP switch SW13. The
connections between the BPI flash memory and the FPGA are listed in
Table 1-5: BPI Flash Memory Connections to the FPGA
U1 FPGA Pin
W22
W21
V24
U24
V22
V21
KC705 Evaluation Board
UG810 (v1.8) March 20, 2018
[Ref
3]. The KC705 DDR3 SODIMM interface is a 40Ω impedance
[Ref 4]
[Ref
5].
Net Name
FLASH_A0
FLASH_A1
FLASH_A2
FLASH_A3
FLASH_A4
FLASH_A5
www.xilinx.com
Chapter 1: KC705 Evaluation Board Features
. For more information about the Micron
U58 BPI Flash Memory
I/O Standard
Pin Number
LVCMOS25
LVCMOS25
LVCMOS25
LVCMOS25
LVCMOS25
LVCMOS25
Table
1-5.
Pin Name
A1
A1
B1
A2
C1
A3
D1
A4
D2
A5
A2
A6
Send Feedback
19

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents