Xilinx KC705 User Manual page 19

Table 1-5: BPI Flash Memory Connections to the FPGA
KC705 Evaluation Board
UG810 (v1.6.2) August 26, 2015
U1 FPGA Pin Net Name
W22 FLASH_A0
W21 FLASH_A1
V24 FLASH_A2
U24 FLASH_A3
V22 FLASH_A4
V21 FLASH_A5
U23 FLASH_A6
W24 FLASH_A7
W23 FLASH_A8
V20 FLASH_A9
V19 FLASH_A10
W26 FLASH_A11
V25 FLASH_A12
V30 FLASH_A13
V29 FLASH_A14
V27 FLASH_A15
P22 FLASH_A16
P21 FLASH_A17
N24 FLASH_A18
N22 FLASH_A19
N21 FLASH_A20
N20 FLASH_A21
N19 FLASH_A22
N26 FLASH_A23
M23 FLASH_A24
M22 FLASH_A25
P24 FLASH_D0
R25 FLASH_D1
R20 FLASH_D2
R21 FLASH_D3
T20 FLASH_D4
T21 FLASH_D5
www.xilinx.com
U58 BPI Flash Memory
I/O Standard
Pin Number
LVCMOS25 A1
LVCMOS25 B1
LVCMOS25 C1
LVCMOS25 D1
LVCMOS25 D2
LVCMOS25 A2
LVCMOS25 C2
LVCMOS25 A3
LVCMOS25 B3
LVCMOS25 C3
LVCMOS25 D3
LVCMOS25 C4
LVCMOS25 A5
LVCMOS25 B5
LVCMOS25 C5
LVCMOS25 D7
LVCMOS25 D8
LVCMOS25 A7
LVCMOS25 B7
LVCMOS25 C7
LVCMOS25 C8
LVCMOS25 A8
LVCMOS25 G1
LVCMOS25 H8
LVCMOS25 B6
LVCMOS25 B8
LVCMOS25 F2
LVCMOS25 E2
LVCMOS25 G3
LVCMOS25 E4
LVCMOS25 E5
LVCMOS25 G5
Feature Descriptions
Pin Name
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
19
Send Feedback