Xilinx KC705 User Manual page 63

Table 1-29: LPC Connections, J2 to FPGA U1 (Cont'd)
J2
Schematic Net Name
Pin
C34 GA0=0=GND
C35 VCC12_P
C37 VCC12_P
C39 VCC3V3
G2 FMC_LPC_CLK1_M2C_P
G3 FMC_LPC_CLK1_M2C_N
G6 FMC_LPC_LA00_CC_P
G7 FMC_LPC_LA00_CC_N
G9 FMC_LPC_LA03_P
G10 FMC_LPC_LA03_N
G12 FMC_LPC_LA08_P
G13 FMC_LPC_LA08_N
G15 FMC_LPC_LA12_P
G16 FMC_LPC_LA12_N
G18 FMC_LPC_LA16_P
G19 FMC_LPC_LA16_N
G21 FMC_LPC_LA20_P
G22 FMC_LPC_LA20_N
G24 FMC_LPC_LA22_P
G25 FMC_LPC_LA22_N
G27 FMC_LPC_LA25_P
G28 FMC_LPC_LA25_N
G30 FMC_LPC_LA29_P
G31 FMC_LPC_LA29_N
KC705 Evaluation Board
UG810 (v1.6.2) August 26, 2015
U1
J2
I/O Standard FPGA
Pin
Pin
D27
D29
D30
D31
D32
D33
D34
D35
D36
D38
D40
LVDS AG29 H1
LVDS AH29 H2
LVCOMS18 AD23 H4
LVCOMS18 AE24 H5
LVDS AG20 H7
LVDS AH20 H8
LVDS AJ22 H10
LVDS AJ23 H11
LVDS AA20 H13
LVDS AB20 H14
LVDS AC22 H16
LVDS AD22 H17
LVDS AF26 H19
LVDS AF27 H20
LVDS AJ27 H22
LVDS AK28 H23
LVDS AC26 H25
LVDS AD26 H26
LVDS AE28 H28
LVDS AF28 H29
www.xilinx.com
Schematic Net Name
FMC_LPC_LA26_N
FMC_LPC_TCK_BUF
FMC_HPC_TDO_LPC_TDI
FMC_LPC_TDO_FPGA_TDI
VCC3V3
FMC_LPC_TMS_BUF
NC
GA1=0=GND
VCC3V3
VCC3V3
VCC3V3
NC
FMC_LPC_PRSNT_M2C_B
FMC_LPC_CLK0_M2C_P
FMC_LPC_CLK0_M2C_N
FMC_LPC_LA02_P
FMC_LPC_LA02_N
FMC_LPC_LA04_P
FMC_LPC_LA04_N
FMC_LPC_LA07_P
FMC_LPC_LA07_N
FMC_LPC_LA11_P
FMC_LPC_LA11_N
FMC_LPC_LA15_P
FMC_LPC_LA15_N
FMC_LPC_LA19_P
FMC_LPC_LA19_N
FMC_LPC_LA21_P
FMC_LPC_LA21_N
FMC_LPC_LA24_P
FMC_LPC_LA24_N
Send Feedback
Feature Descriptions
U1
I/O Standard FPGA
Pin
LVDS AK30
LVCMOS25
LVDS AF22
LVDS AG23
LVDS AF20
LVDS AF21
LVDS AH21
LVDS AJ21
LVDS AG25
LVDS AH25
LVDS AE25
LVDS AF25
LVDS AC24
LVDS AD24
LVDS AJ26
LVDS AK26
LVDS AG27
LVDS AG28
LVDS AG30
LVDS AH30
63