Fixed-Point Arithmetic; Input Register Bank For Fixed-Point Arithmetic - Intel Agilex User Manual

Variable precision dsp blocks
Hide thumbs Also See for Agilex:
Table of Contents

Advertisement

Figure 4.
Floating-Point Arithmetic 16-bit Half-Precision Mode
fp32_chainin[31:0]
accumulate
fp32_adder_a[31:0]
fp16_mult_top_a[15:0]
fp16_mult_top_b[15:0]
fp16_mult_bot_a[15:0]
fp16_mult_bot_b[15:0]
Figure 5.
Floating-Point Arithmetic 32-bit Single-Precision Mode
fp32_chainin[31:0]
accumulate
fp32_adder_a[31:0]
fp32_adder_b[31:0]
fp32_mult_a[31:0]
fp32_mult_b[31:0]

2.1. Fixed-Point Arithmetic

2.1.1. Input Register Bank for Fixed-Point Arithmetic

The input register banks for fixed-point DSP blocks are available for the following input
signals:
®
Intel
Agilex
Variable Precision DSP Blocks User Guide
12
Input
Register
Bank
Top
*Pipeline
*Pipeline
Multiplier
Register
Register
Bottom
Multiplier
*This block diagram shows the functional representation of the DSP block. The pipeline registers are embedded within the various circuits of the DSP block.
Input
Register
Bank
*Pipeline
*Pipeline
Register
Register
Multiplier
*This block diagram shows the functional representation of the DSP block. The pipeline registers are embedded within the various circuits of the DSP block.
2. Intel Agilex Variable Precision DSP Blocks Architecture
*Pipeline
*Pipeline
*Pipeline
Register
Register
Register
Adder
Adder
*Pipeline
*Pipeline
Register
Register
fp32_chainout[31:0]
*Pipeline
*Pipeline
Register
Register
*Pipeline
Adder
Register
fp32_chainout[31:0]
UG-20213 | 2019.04.02
Output
fp32_result[31:0]
Register
fp16_mult_top_invalid
Bank
fp16_mult_top_inexact
fp16_mult_top_overflow
fp16_mult_top_underflow
fp16_mult_top_infinite
fp16_mult_top_zero
fp16_mult_bot_invalid
fp16_mult_bot_inexact
fp16_mult_bot_overflow
fp16_mult_bot_underflow
fp16_mult_bot_infinite
fp16_mult_top_zero
fp16_adder_invalid
fp16_adder_inexact
fp16_adder_overflow
fp16_adder_underflow
fp16_adder_infinite
fp16_adder_zero
fp32_adder_invalid
fp32_adder_inexact
fp32_adder_overflow
fp32_adder_underflow
Output
fp32_result[31:0]
Register
fp32_mult_invalid
Bank
fp32_mult_inexact
fp32_mult_overflow
fp32_mult_underflow
fp32_adder_invalid
fp32_adder_inexact
fp32_adder_overflow
fp32_adder_underflow
Send Feedback

Advertisement

Table of Contents
loading

Table of Contents