NEC V850/SB1 User Manual page 285

32-bit single-chip microcontroller
Table of Contents

Advertisement

(2) IIC status registers 0, 1 (IICS0, IICS1)
IICSn indicates the status of the I
IICSn can be set by an 8-bit or 1-bit memory manipulation instruction. IICSn is a read-only register (n = 0, 1).
RESET input sets IICSn to 00H.
After reset: 00H
R
<7>
<6>
IICSn
MSTSn
ALDn
(n = 0, 1)
MSTSn
0
Slave device status or communication standby status
1
Master device communication status
Condition for clearing (MSTSn = 0)
• When a stop condition is detected
• When ALDn = 1
• Cleared by LRELn = 1
• When IICEn changes from 1 to 0
• When RESET is input
ALDn
0
This status means either that there was no arbitration or that the arbitration result was a "win".
1
This status indicates the arbitration result was a "loss". MSTSn is cleared.
Condition for clearing (ALDn = 0)
• Automatically cleared after IICSn is read
• When IICEn changes from 1 to 0
• When RESET is input
Note This register is also cleared when a bit manipulation instruction is executed for bits other than IICSn.
Remark
LRELn: Bit 6 of IIC control register n (IICCn)
IICEn:
CHAPTER 10
SERIAL INTERFACE FUNCTION
2
Cn bus.
Address: FFFFF342H, FFFFF352H
<5>
<4>
EXCn
COIn
Note
Bit 7 of IIC control register n (IICCn)
User's Manual U13850EJ6V0UD
<3>
<2>
<1>
TRCn
ACKDn
STDn
Master device status
Condition for setting (MSTSn = 1)
• When a start condition is generated
Detection of arbitration loss
Condition for setting (ALDn = 1)
• When the arbitration result is a "loss".
(1/3)
<0>
SPDn
285

Advertisement

Table of Contents
loading

This manual is also suitable for:

V850/sb2

Table of Contents