NEC V850/SB1 User Manual page 148

32-bit single-chip microcontroller
Table of Contents

Advertisement

Type
Classifi-
Default
cation
Priority
Maskable Interrupt
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
Notes 1.
Available only in the Y versions (products with on-chip I
2.
Available only in the V850/SB2.
Remarks 1.
Default Priority:
Restored PC:
2. The execution address of the illegal instruction when an illegal opcode exception occurs is
calculated by (Restored PC − 4).
3. The restored PC of an interrupt/exception other than RESET is the value of the PC (when an event
occurred) + 1.
4. Non-maskable interrupts (INTWDT) and maskable interrupts (INTWDTM) are set by the WDTM4 bit
of the watchdog timer mode register (WDTM).
148
CHAPTER 5
INTERRUPT/EXCEPTION PROCESSING FUNCTION
Table 5-1. Interrupt Source List (2/2)
Name
Trigger
INTCSI2
CSI2 transmit end
Note 1
2
INTIIC1
I
C1 interrupt
INTSER1
UART1 serial error
INTSR1/
UART1 receive end/
INTCSI3
CSI3 transmit end
INTST1
UART1 transmit end
INTCSI4
CSI4 transmit end
Note 2
INTIE1
IEBus transfer end
Note 2
INTIE2
IEBus communication
end
INTAD
A/D conversion end
INTDMA0
DMA0 transfer end
INTDMA1
DMA1 transfer end
INTDMA2
DMA2 transfer end
INTDMA3
DMA3 transfer end
INTDMA4
DMA4 transfer end
INTDMA5
DMA5 transfer end
INTWTN
Watch timer OVF
INTKR
Key return interrupt
Priority when two or more maskable interrupt requests occur at the same time.
The highest priority is 0.
The value of the PC saved to EIPC or FEPC when interrupt/exception
processing is started. However, the value of the PC saved when an interrupt is
acknowledged during DIVH (division) instruction execution is the value of the PC
of the current instruction (DIVH).
User's Manual U13850EJ6V0UD
Interrupt
Exception
Handler
Source
Code
Address
CSI2
0230H
00000230H
2
I
C1
0240H
00000240H
UART1
0250H
00000250H
UART1/
0260H
00000260H
CSI3
UART1
0270H
00000270H
CSI4
0280H
00000280H
IEBus
0290H
00000290H
IEBus
02A0H
000002A0H
A/D
02B0H
000002B0H
DMA0
02C0H
000002C0H
DMA1
02D0H
000002D0H
DMA2
02E0H
000002E0H
DMA3
02F0H
000002F0H
DMA4
0300H
00000300H
DMA5
0310H
00000310H
WT
0320H
00000320H
KR
0330H
00000330H
2
C).
Restored
Interrupt
PC
Control
Register
nextPC
CSIC2
nextPC
IICIC1
nextPC
SERIC1
nextPC
CSIC3
nextPC
STIC1
nextPC
CSIC4
nextPC
IEBIC1
nextPC
IEBIC2
nextPC
ADIC
nextPC
DMAIC0
nextPC
DMAIC1
nextPC
DMAIC2
nextPC
DMAIC3
nextPC
DMAIC4
nextPC
DMAIC5
nextPC
WTNIC
nextPC
KRIC

Advertisement

Table of Contents
loading

This manual is also suitable for:

V850/sb2

Table of Contents