Mitsubishi Q00JCPU User Manual page 864

Hide thumbs Also See for Q00JCPU:
Table of Contents

Advertisement

APPENDICES
Special
ACPU
Register
Special
Register for
after
Register
Modification
Conversion
D9009
SD1009
SD62
D9010
SD1010
D9011
SD1011
D9014
SD1014
D9015
SD1015
SD203
App
- 75
Appendix 2 Special Register List
TableApp.28 Special register
Special
Name
F number at which
Annunciator
external failure has
detection
occurred
Step number at which
Error step
operation error has
occurred.
Step number at which
Error step
operation error has
occurred.
I/O control
I/O control mode
mode
number
Operating
Operating status of
status of CPU
CPU
Meaning
• When one of F0 to 2047 is turned on by
, the F number, which has been detected earliest among
SET F
the F numbers which have turned on, is stored in BIN code.
• SD62 can be cleared by
If another F number has been detected, the clearing of SD62
causes the next number to be stored in SD62.
• When one of F0 to 2047 is turned on by
F number, which has been detected earliest among the F numbers
which have turned on, is stored in BIN code.
• SD62 can be cleared by executing
instruction or moving INDICATOR RESET switch on CPU module
front to ON position.
If another F number has been detected, clearing of SD62 stores
the next F number into SD62.
• When operation error has occurred during execution of application
instruction, the step number, at which the error has occurred, is
stored in BIN code.
Thereafter, each time operation error occurs, the contents of
SD1010 are renewed.
• When operation error has occurred during execution of application
instruction, the step number, at which the error has occurred, is
stored in BIN code. Since the step number is stored into SD1011
when SM1011 turns from OFF to ON, the data of SD1011 is not
updated unless SM1011 is cleared by a user program.
• The I/O control mode set is returned in any of the following
numbers:
0: Both input and output in direct mode
1: Input in refresh mode, output in direct mode
3: Both input and output in refresh mode
• The operation status of CPU as shown below are stored in SD203.
b15
to
b12
b11
Remote RUN/STOP
by computer
0
RUN
1
STOP
2
PAUSE
1
Status in program
0
Except below
STOP
1
Instruction
execution
*1: When the CPU mdoule is in RUN mode and SM1040 is off, the
CPU module remains in RUN mode if changed to PAUSE mode.
Details
or
OUT F
or
instruction.
RST F
LEDR
or
OUT F
SET F
LEDR
or
RST F
to
b8
b7
to
b4
b3
to
b0
CPU key switch
0
RUN
1
STOP
2
PAUSE
1
3
STEP RUN
Remains the same in
remote RUN/STOP
mode.
Remote RUN/STOP
by parameter setting
0
RUN
1
STOP
2
PAUSE
1
Corresponding
CPU
Qn(H)
QnPH
Q2AS
Q2A
, the
Q3A
Q4A
Q4AR
Qn(H)
QnPH
QnA
Qn(H)
QnPH

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents