Memory Setting Register (Mcra For Sdram/Fcram Auto-Precharge Off Mode) - Fujitsu FR60 Hardware Manual

32-bit microcontroller mb91301 series
Hide thumbs Also See for FR60:
Table of Contents

Advertisement

4.2.4
Memory Setting Register
(MCRA for SDRAM/FCRAM auto-precharge OFF mode)
This section describes the configuration and the function of memory setting register
(MCRA for SDRAM/FCRAM auto-precharge OFF mode).
■ Structure of the Memory Setting Register (MCRA for SDRAM/FCRAM Auto-precharge OFF Mode)

Memory setting register (MCRA for SDRAM/FCRAM auto-precharge OFF mode)

The memory setting register (MCRA: Memory Setting Register for extend type-A for SDRAM/
FCRAM auto-precharge OFF mode) is used to make various settings for SDRAM/FCRAM
connected to the chip select area.
Figure 4.2-4 shows the bit configuration of the memory setting register (MCRA for SDRAM/
FCRAM auto-precharge OFF mode).
Figure 4.2-4 Configuration of the Memory Setting Register (MCRA for SDRAM/FCRAM Auto-precharge OFF Mode)
Address 000670
The register serves as the area for making various settings for SDRAM/FCRAM connected to
the chip select area for which the access type (TYP3 to TYP0 bits) in the ACR6 and ACR7
registers has been set as in Table 4.2-25.
Table 4.2-25 lists the access type settings (TYP3 to TYP0 bits).
Table 4.2-25 Access Type Settings (TYP3 to TYP0 Bits)
TYP3
1
MCRB shares register hardware with MCRA. Updating the MCRA therefore updates the MCRB
accordingly.
The following summarizes the functions of individual bits in the memory setting register (MCRA
for SDRAM/FCRAM auto-precharge OFF mode).
[bit31] (Reserved)
Be sure to set this bit to "0".
[bit30 to bit28] PSZ2 to PSZ0 (Page SiZe): Page size
Set these bits to the page size of SDRAM to be connected.
Table 4.2-26 lists the settings for the page size of SDRAM connected.
Table 4.2-26 Settings for the Page Size of SDRAM
PSZ2
0
0
0
0
1
bit
31
30
29
PSZ2 PSZ1 PSZ0 WBST BANK ABS1 ABS0
Reserved
H
R/W
R/W
R/W
TYP2
TYP1
TYP0
0
0
0
PSZ1
PSZ0
0
0
8-bit column address:A0 to A7(256 memory words)
0
1
9-bit column address:A0 to A8(512 memory words)
1
0
10-bit column address:A0 to A9(1024 memory words)
1
1
11-bit column address:A0 to A9, A11(2048 memory words)
X
X
Prohibited
CHAPTER 4 EXTERNAL BUS INTERFACE
28
27
26
25
R/W
R/W
R/W
R/W
Access type
Memory type A:SDRAM/FCRAM (not used auto precharge)
Page size of SDRAM
24
Initial value
XXXXXXXX
(INIT)
B
XXXXXXXX
(RST)
R/W
B
167

Advertisement

Table of Contents
loading

Table of Contents