Area Select Registers 0 To 7(Asr0 To Asr7) - Fujitsu FR60 Hardware Manual

32-bit microcontroller mb91301 series
Hide thumbs Also See for FR60:
Table of Contents

Advertisement

CHAPTER 4 EXTERNAL BUS INTERFACE
4.2.1

Area Select Registers 0 to 7(ASR0 to ASR7)

This section explains the configuration and functions of area select registers 0 to 7
(ASR0 to ASR7).
■ Configuration of Area Select Registers 0 to 7 (ASR0 to ASR7)
The area select registers (ASR0 to ASR7: Area Select Registers 0 to 7) specify the start
address of each chip select area of CS0 to CS7.
Figure 4.2-1 shows the configuration of area select registers 0 to 7 (ASR0 to ASR7: Area Select
Register).
Figure 4.2-1 Configuration of the Area Select Registers (ASR0 to ASR7)
ASR0
Address 000640
ASR1
Address 000644
ASR2
Address 000648
ASR3
Address 00064C
ASR4
Address 000650
ASR5
Address 000654
ASR6
Address 000658
ASR7
Address 00065C
150
bit
15
14
13
12
...
A31
A30
A29
H
bit
15
14
13
12
...
A31
A30
A29
H
bit
15
14
13
12
...
A31
A30
A29
H
bit
15
14
13
12
...
A31
A30
A29
H
bit
15
14
13
12
...
A31
A30
A29
H
bit
15
14
13
12
...
A31
A30
A29
H
bit
15
14
13
12
...
A31
A30
A29
H
bit
15
14
13
12
...
A31
A30
A29
H
...
2
1
0
INIT
...
0000
A18
A17
A16
...
2
1
0
...
XXXX
A18
A17
A16
...
2
1
0
...
XXXX
A18
A17
A16
...
2
1
0
...
XXXX
A18
A17
A16
...
2
1
0
...
XXXX
A18
A17
A16
...
2
1
0
...
XXXX
A18
A17
A16
...
2
1
0
...
XXXX
A18
A17
A16
...
2
1
0
...
XXXX
A18
A17
A16
Initial value
RST
Access
0000
R/W
H
H
XXXX
R/W
H
H
XXXX
R/W
H
H
XXXX
R/W
H
H
XXXX
R/W
H
H
XXXX
R/W
H
H
XXXX
R/W
H
H
XXXX
R/W
H
H

Advertisement

Table of Contents
loading

Table of Contents