Intel MCS48 User Manual page 164

Family of single chip microcomputers
Hide thumbs Also See for MCS48:
Table of Contents

Advertisement

ID8048/8748/8035L
INSTRUCTION SET
Mnemonic
Description
Bytes
Cycle
Mnemonic
Description
Bytes
Cycles
ADD
A,
R
ADD
A,
@R
ADD
A, -data
ADDC
A,
R
ADDC
A,
@R
ADDC
A, #data
ANL
A,
R
ANL
A,
@R
ANL
A,
^data
ORL
A,
R
ORL
A,
@R
ORL
A, sdata
XRL
A,
R
XRL
A,
@R
XRL
A, ^data
INC
A
DEC A
CLR A
CPL A
DA A
SWAP A
RLA
RLC A
RR A
RRC
A
Add
register to
A
Add
data
memory
to
A
Add
immediate
to
A
Add
register
with
carry
Add
data
memory
with
carry
Add
immediate
with
carry
And
register
to
A
And
data
memory
to
A
And
immediate
to
A
Or
register
to
A
Or
data
memory
to
A
Or immediate
to
A
Exclusive
or
register
to
A
Exclusive or data
memory
to
A
Exclusive
or
immediate
to
A
Increment
A
Decrement
A
Clear
A
Complement
A
Decimal
adjust
A
Swap
nibbles
of
A
Rotate
A
left
Rotate
A
left
through
carry
Rotate
A
right
Rotate
A
right
through
carry
IN
A, P
OUTLP, A
ANL
P,
#data
ORL
P,
#data
INS
A,
BUS
OUTLBUS,
A
ANL
BUS,#data
ORL
BUS,^data
MOVD
A, P
MOVD
P,
A
ANLD
P,
A
ORLD
P,
A
Input port
to
A
Output
A
to
port
And
immediate
to
port
Or immediate
to
port
Input
BUS
to
A
Output
A
to
BUS
And
immediate
to
BUS
Or immediate
to
BUS
Input
expander
port
to
A
Output
A
to
expander
port
And
A
to
expander
port
Or
A
to
expander
port
5
INCR
S
INC
@R
$
DECR
Increment
register
Increment
data
memory
Decrement
register
JMPaddr
Jump
unconditional
2
2
JMPP
@A
Jump
indirect
1
2
DJNZR,addr
Decrement
register
and
skip
2
2
JCaddr
Jump
on
carry
=
1
2
2
JNCaddr
Jump
on
carry =
2
2
J
Z
addr
Jump
on
A
zero
2
2
JNZaddr
Jump
on
A
not zero
2
2
JTO
addr
Jump
on
TO
=
1
2
2
&
JNTO
addr
Jump
on
TO
=
2
2
JT1 addr
Jump
on
T1
=
1
2
2
JNT1
addr
Jump
on T1
=
2
2
JFOaddr
Jump
on
FO
=
1
2
2
JF1
addr
Jump
on
F1 =
1
2
2
JTF
addr
Jump
on
timer
flag
2
2
JNI addr
Jump
on
INT
=
2
2
JBbaddr
Jump
on accumulator
bit
2
2
c
CALL
addr
Jump
to
subroutine
2
2
3
o
RET
Return
1
2
.O
3
CO
RETR
Return and
restore status
1
2
CLR
C
Clear carry
1
CPL
C
Complement
carry
1
o>
CLR
FO
Clear
flag
1
u.
CPL
FO
Complement
flag
1
CLR
F1
Clear
flag
1
1
CPL
F1
Complement
flag
1
1
MOV
A,
R
Move
register
to
A
1
MOV
A,
@R
Move
data
memory
to
A
1
MOV
A. #data
Move
immediate
to
A
2
MOV
R,
A
Move
A
to
register
1
MOV
@R,
A
Move
A
to
data
memory
1
MOV
R,
^data
Move
immediate
to
register
2
>
MOV@R,^data
Move
immediate
to
data
memory
2
2
MOV
A,
PSW
Move
PSW
to
A
1
«
MOV
PSW,
A
Move
A
to
PSW
1
D XCH
A,
R
Exchange
A
and
register
1
XCHA,@R
Exchange
A
and
data
memory
1
XCHD
A,
@R
Exchange
nibble
of
A
and
register
1
MOVX
A,
<3>R
Move
external data
memory
to
A
1
2
MOVX
@R,
A
Move
A
to external data
memory
1
2
MOVP
A,
@A
Move
to
A
from
current
page
1
2
MOVP3
A,
@A
Move
to
A
from
page 3
1
2
MOV
A,
T
Read
timer/counter
1
0)
MOV
T,
A
Load
timer/counter
1
3
STRTT
Start
timer
1
o
STRT CNT
Start
counter
1
E
STOP
TCNT
Stop timer/counter
1
EN TCNTI
Enable timer/counter
interrupt
1
DISTCNTI
Disable
timer/counter
interrupt
1
EN
I
Enable
external interrupt
1
DISI
Disable external interrupt
1
o
SELRBO
Select
register
bank
1
c
SELRB1
Select
register
bank
1
1
o
SEL
MBO
Select
memory
bank
1
SEL MB1
Select
memory
bank
1
1
ENTOCLK
Enable
clock
output on
TO
1
NOP
No
operation
Mnemonics
copyright
Intel
Corporation
1976
6-12

Advertisement

Table of Contents
loading

Table of Contents