Intel MCS48 User Manual page 162

Family of single chip microcomputers
Hide thumbs Also See for MCS48:
Table of Contents

Advertisement

intJ
^
ID8048/8748/8035L
INDUSTRIAL
TEMPERATURE RANGE
SINGLE
COMPONENT
8-BIT
MICROCOMPUTER
8048
Mask
Programmable
ROM
8648 One-Time
Factory
Programmable
EPROM
8748 User Programmable/Erasable
EPROM
8035/8035L
External
ROM
or
EPROM
-40°C
to
+85°C
Operation
1Kx8 ROM/EPROM
64
x 8
RAM
27
I/O
LINES
Interval
Timer/Event Counter
8-Bit
CPU,
ROM, RAM,
I/O
in
Single
Package
Interchangeable
ROM
and
EPROM
Versions
Single
5V
Supply
2.5 ptsec
and
5.0
^sec Cycle
Versions:
All
instructions
1
or
2
Cycles
Over 90
Instructions:
70%
Single Byte
Easily
Expandable
Memory
and
I/O
Compatible
with
8080/8085
Series
Peripherals
Single Level
Interrupt
The
Intel®
8048/8648/8748/8035
is
a
totally self-sufficient 8-bit parallel
computer
fabricated
on
a single
silicon
chip
using
Intel's
N-channel
silicon
gate
MOS
process.
The
8048
contains a
1
K x
8
program memory,
a
64
x
8
RAM
data
memory,
27
I/O lines,
and an
8-bit
timer/counter
in
addi-
tion to
on-board
oscillator
and
clock
circuits.
For
systems
that require extra capability,
the
8048 can be
expanded
using standard
memories
and
MCS-80™/MCS-85™
peripherals.
The 8035
is
the equivalent
of
an 8048 without program
memory. The 8035L
has
the
RAM
power-down
mode
of
the
8048
while the
8035 does
not.
The
8648
is
a one-time
pro-
grammable
(at
the
factory)
8748 which can be
ordered as the
first
25 pieces
of
a
new
8048
ROM
order.
The
substitution
of
8648's
for
8048's allows
for
very
fast
turnaround
for
initial
code
verification
and
evaluation
units.
To
reduce development problems
to
a
minimum
and
provide
maximum
flexibility,
three
interchangeable pin-compati-
ble
versions
of this
single
component
microcomputer
exist:
the
8748
with
user-programmable and
erasable
EPROM
program
memory
for
prototype
and
preproduction systems, the 8048 with factory-programmed
mask
ROM
program
memory
for
low
cost,
high
volume
production,
and
the
8035
without
program
memory
for
use
with external
program
memories.
This
microprocessor
is
designed
to
be an
efficient
controller
as
well
as an arithmetic processor.
The 8048
has
exten-
sive
bit
handling
capability
as
well
as
facilities
for
both
binary
and
BCD
arithmetic. Efficient
use
of
program
memory
results
from an
instruction set
consisting
mostly
of
single byte instructions
and no
instructions over 2
bytes
in
length.
PIN
CONFIGURATION
LOGIC
SYMBOL
BLOCK DIAGRAM
TOC
XTAL id
2
XTAL
2[
3
RESETC
*
SSC
5
INtC
6
EAC
7
ROC
8
PSENC
9
wrC
io
aleC
n
DB
C
12
DB,
C
13
DBjfJ
14
OB
3
C
15
DB
4
C
16
OB
5
C
17
DB
6
C
18
DB
7
C
19
v SsC
20
40
D v
cc
39
D
11
38
J?n
37
UP26
36
DP25
35 I]P24
34
|]P17
33
3P16
32
DP16
31
DP14
30
U
P13
29
DP12
28
JP11
27
|]P10
26
DV
0D
25
UPROG
24
H
P23
23
D
p
22
22
3P21
21
D
p
20
<0
Cv>
Pr
PROGRAM
-STORE
ENABLE
ADDRESS
-LATCH
ENABLE
PORT
-EXPANDER
STROBE
INTEL
CORPORATION ASSUMES
NO
RESPONSIBILITY
FOR THE USE OF
ANY
CIRCUITRY
OTHER THAN
CIRCUITRY
EMBODIED
IN
AN
INTEL
PRODUCT.
NO
OTHER
CIRCUIT
PATENT
LICENSES ARE
IMPLIED.
o
INTEL
CORPORATION. 1979
g.
1
q

Advertisement

Table of Contents
loading

Table of Contents