Internal Data Memory Space - NEC 78K0R/KE3 User Manual

16-bit single-chip microcontrollers
Table of Contents

Advertisement

• Processor mode control register (PMC)
This register selects the flash memory space for mirroring to area from F0000H to FFFFFH.
PMC can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets this register to 00H.
Figure 3-6. Format of Configuration of Processor Mode Control Register (PMC)
Address: FFFFEH After reset: 00H R/W
Symbol
7
PMC
0
MAA
0
1
Cautions 1. Set PMC only once during the initial settings prior to operating the DMA controller. Rewriting
PMC other than during the initial settings is prohibited.
2. After setting PMC, wait for at least one instruction and access the mirror area.
3. When the

3.1.3 Internal data memory space

78K0R/KE3 products incorporate the following RAMs.
μ
PD78F1142, 78F1142A
μ
PD78F1143, 78F1143A
μ
PD78F1144, 78F1144A
μ
PD78F1145, 78F1145A
μ
PD78F1146, 78F1146A
The internal RAM can be used as a data area and a program area where instructions are written and executed.
Four general-purpose register banks consisting of eight 8-bit registers per bank are assigned to the 32-byte area of
FFEE0H to FFEFFH of the internal RAM area. However, instructions cannot be executed by using general-purpose
registers.
The internal RAM is used as a stack memory.
Cautions 1. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching
instructions or as a stack area.
2. While using the self-programming function, the area of FFE20H to FFEFFH cannot be used as
a stack memory. Furthermore, the areas of FCF00H to FD6FFH cannot be used with the
μ
PD78F1146 and 78F1146A,.
56
CHAPTER 3 CPU ARCHITECTURE
6
5
0
0
Selection of flash memory space for mirroring to area from F0000H to FFFFFH
00000H to 0FFFFH is mirrored to F0000H to FFFFFH
10000H to 1FFFFH is mirrored to F0000H to FFFFFH
μ
PD78F1142 or 78F1142A is used, be sure to set bit 0 (MAA) of this register to 0.
Table 3-4. Internal RAM Capacity
Part Number
4096 × 8 bits (FEF00H to FFEFFH)
6144 × 8 bits (FE700H to FFEFFH)
8192 × 8 bits (FDF00H to FFEFFH)
10240 × 8 bits (FD700H to FFEFFH)
12288 × 8 bits (FCF00H to FFEFFH)
User's Manual U17854EJ9V0UD
4
3
2
0
0
0
Internal RAM
1
<0>
0
MAA

Advertisement

Table of Contents
loading

Table of Contents