NEC 78K0R/KE3 User Manual page 190

16-bit single-chip microcontrollers
Table of Contents

Advertisement

(2) Timer clock select register 0 (TPS0)
TPS0 is a 16-bit register that is used to select two types of operation clocks (CK00, CK01) that are commonly
supplied to each channel. CK01 is selected by bits 7 to 4 of TPS0, and CK00 is selected by bits 3 to 0.
Rewriting of TPS0 during timer operation is possible only in the following cases.
Rewriting of PRS000 to PRS003 bits: Possible only when all the channels set to CKS0n = 0 are in the
Rewriting of PRS010 to PRS013 bits: Possible only when all the channels set to CKS0n = 1 are in the
TPS0 can be set by a 16-bit memory manipulation instruction.
The lower 8 bits of TPS0 can be set with an 8-bit memory manipulation instruction with TPS0L.
Reset signal generation clears this register to 0000H.
Address: F01B6H, F01B7H
Symbol
15
14
TPS0
0
0
PRS
PRS
0m3
0m2
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
1
1
0
1
0
1
0
1
0
1
1
1
1
1
1
1
1
Note
When changing the clock selected for f
value), stop the timer array unit (TT0 = 00FFH).
Caution Be sure to clear bits 15 to 8 to "0".
Remarks 1. f
: CPU/peripheral hardware clock frequency
CLK
2. m = 0, 1 n = 0 to 7
190
CHAPTER 6 TIMER ARRAY UNIT
operation stopped state (TE0n = 0)
operation stopped state (TE0n = 0)
Figure 6-5. Format of Timer Clock Select Register 0 (TPS0)
After reset: 0000H
R/W
13
12
11
10
0
0
0
0
PRS
PRS
0m1
0m0
0
0
f
CLK
0
1
f
/2
CLK
2
1
0
f
/2
CLK
3
1
1
f
/2
CLK
4
0
0
f
/2
CLK
5
0
1
f
/2
CLK
6
1
0
f
/2
CLK
7
1
1
f
/2
CLK
8
0
0
f
/2
CLK
9
0
1
f
/2
CLK
10
1
0
f
/2
CLK
11
1
1
f
/2
CLK
12
0
0
f
/2
CLK
13
0
1
f
/2
CLK
14
1
0
f
/2
CLK
15
1
1
f
/2
CLK
User's Manual U17854EJ9V0UD
9
8
7
6
5
0
0
PRS
PRS
PRS
013
012
011
Selection of operation clock (CK0m)
f
= 2 MHz
f
= 5 MHz
CLK
CLK
2 MHz
5 MHz
1 MHz
2.5 MHz
500 kHz
1.25 MHz
250 kHz
625 kHz
125 kHz
312.5 kHz
62.5 kHz
156.2 kHz
31.25 kHz
78.1 kHz
15.62 kHz
39.1 kHz
7.81 kHz
19.5 kHz
3.91 kHz
9.76 kHz
1.95 kHz
4.88 kHz
976 Hz
2.44 kHz
488 Hz
1.22 kHz
244 Hz
610 Hz
122 Hz
305 Hz
61 Hz
153 Hz
(by changing the system clock control register (CKC)
CLK
4
3
2
1
PRS
PRS
PRS
PRS
PRS
010
003
002
001
Note
f
= 10 MHz
f
= 20 MHz
CLK
CLK
10 MHz
20 MHz
5 MHz
10 MHz
2.5 MHz
5 MHz
1.25 MHz
2.5 MHz
625 kHz
1.25 MHz
312.5 kHz
625 kHz
156.2 kHz
312.5 kHz
78.1 kHz
156.2 kHz
39.1 kHz
78.1 kHz
19.5 kHz
39.1 kHz
9.76 kHz
19.5 kHz
4.88 kHz
9.76 kHz
2.44 kHz
4.88 kHz
1.22 kHz
2.44 kHz
610 Hz
1.22 kHz
305 Hz
610 Hz
0
000

Advertisement

Table of Contents
loading

Table of Contents