Table of Contents
Advertisement
R
2.1.2.2.
Accelerated Graphics Port (AGP) Interface
Supports AGP 2.0 data transfers
Supports a single AGP (1X/2X/4X) device (either via a connector or on the motherboard)
Only supports 1.5-V VDDQ for AGP electricals
PCI semantic (FRAME# initiated) accesses to DRAM are snooped
AGP semantic (PIPE# and SBA) traffic to DRAM is not snooped on the FSB and is therefore not
coherent with the CPU caches
High priority access support
Delayed transaction support for AGP reads that cannot be serviced immediately
AGP Busy/Stop Protocol support
Support for D3 Hot and Cold Device states
AGP Clamping and Sense Amp control
2.1.2.3.
Integrated System Memory DRAM Controller
Supports up to two double-sided SO-DIMMs (four rows populated) with unbuffered
PC2100/PC2700 DDR-SDRAM (with or without ECC)
Supports 64 Mb, 128 Mb, 256 Mb, and 512 Mb technologies for x8 and x16 width devices
Up to 1 GB (with 256-Mb technology and two SO-DIMMs) of PC2100/2700 DDR (with ECC) and
up to 2 GB (high density using 512-Mb technology)
Supports 266-MHz and 333-MHz DDR devices
64-bit data interface (72-bit with ECC)
Supports up to 16 simultaneous open pages
Support for SO-DIMM Serial Presence Detect (SPD) scheme via SMBus interface STR power
management support via self refresh mode using CKE
2.1.2.4.
Internal Graphics Controller
Graphics Core Frequency
Display / Render frequency up to 266 MHz
3D Graphics Engine
3D Setup and Render Engine
Zone Rendering
High quality performance Texture Engine
Analog Display Support
350-MHz integrated 24-bit RAMDAC
Hardware color cursor support
Accompanying I2C and DDC channels provided through multiplexed interface
Dual independent pipe for dual independent display
Simultaneous display: same images and native display timings on each display device
Digital Video Out Port (DVOB & DVOC) support
26
®
®
Intel
852GME, Intel
852GMV and Intel
®
852PM Chipset Platforms Design Guide
System Overview
Advertisement
Table of Contents
