User Pushbutton Switches - Xilinx ML605 Hardware User's Manual

Hide thumbs Also See for ML605:
Table of Contents

Advertisement

Chapter 1:
ML605 Evaluation Board
Table 1-21: User LED Connections
FPGA U1 Pin Schematic Net Name GPIO J62 Pin

User Pushbutton Switches

The ML605 provides six active-High pushbutton switches:
The six pushbuttons all have the same active-High topology as the sample shown in
Figure
as CPU_RESET.
X-Ref Target - Figure 1-19
CPU RESET
52
Send Feedback
AC22
GPIO_LED_0
AC24
GPIO_LED_1
AE22
GPIO_LED_2
AE23
GPIO_LED_3
AB23
GPIO_LED_4
AG23
GPIO_LED_5
AE24
GPIO_LED_6
AD24
GPIO_LED_7
AP24
GPIO_LED_C
AD21
GPIO_LED_W
AE21
GPIO_LED_E
AH28
GPIO_LED_S
AH27
GPIO_LED_N
SW5, SW6, SW7, SW8 and SW9, arranged in a diamond configuration to depict
"directional" headings North, South, East, West and Center respectively
SW10 CPU Reset pushbutton
1-19. The five directional pushbuttons are assigned as GPIO and the sixth is assigned
Figure 1-19
and
VCC1V5
Pushbutton
1
P1
2
P2
sw10
Figure 1-19: User Pushbutton Switch (Typical)
www.xilinx.com
Controlled LED
1
2
3
4
5
6
7
8
Table 1-22
describe the pushbutton switches.
4
P4
3
4.7K
P3
R401
DS12
DS11
DS9
DS10
DS15
DS14
DS22
DS21
DS16
DS17
DS19
DS18
DS20
5%
1/16W
UG534_19_072109
ML605 Hardware User Guide
UG534 (v1.9) February 26, 2019

Advertisement

Table of Contents
loading

Table of Contents