Xilinx ML605 Hardware User's Manual page 41

Table 1-13: Ethernet PHYConnections (Cont'd)
See the Marvell Alaska Gigabit Ethernet Transceivers product page for more information.
[Ref 31]
Also, see the LogiCORE™ IP Tri-Mode Ethernet MAC User Guide (UG138).
ML605 Hardware User Guide
UG534 (v1.9) February 26, 2019
U1 FPGA Pin Schematic Net Name
AM12 PHY_RXD4
AD11 PHY_RXD5
AC12 PHY_RXD6
AC13 PHY_RXD7
AH12 PHY_TXC_GTXCLK
AD12 PHY_TXCLK
AH10 PHY_TXER
AJ10 PHY_TXCTL_TXEN
AM11 PHY_TXD0
AL11 PHY_TXD1
AG10 PHY_TXD2
AG11 PHY_TXD3
AL10 PHY_TXD4
AM10 PHY_TXD5
AE11 PHY_TXD6
AF11 PHY_TXD7
A3 SGMII_TX_P
A4 SGMII_TX_N
B5 SGMII_RX_P
B6 SGMII_RX_N
www.xilinx.com
Detailed Description
U80 M88E1111
Pin Number Pin Name
124 RXD4
123 RXD5
121 RXD6
120 RXD7
14 GTXCLK
10 TXCLK
13 TXER
16 TXEN
18 TXD0
19 TXD1
20 TXD2
24 TXD3
25 TXD4
26 TXD5
28 TXD6
29 TXD7
113 SIN_P
112 SIN_N
107 SOUT_P
105 SOUT_N
Send Feedback
[Ref 19]
41