Xilinx ML605 Hardware User's Manual page 25

Hide thumbs Also See for ML605:
Table of Contents

Advertisement

Table 1-5: Platform Flash and BPI Flash Connections (Cont'd)
U1 FPGA Pin
Schematic Net Name
M23
FLASH_D15
J26
FLASH_WAIT
AF23
FPGA_FWE_B
AA24
FPGA_FOE_B
K8
FPGA_CCLK
AC23
PLATFLASH_L_B
Y24
FPGA_FCS_B
(1)
NA
PLATFLASH_FCS_B
(1)
NA
FLASH_CE_B
Notes:
1. Not Applicable
2. FPGA control flash memory select signal connected to pin U10.3
3. Platform Flash select signal connected to pin U10.6
4. BPI Flash select signal connected to pin U10.4
ML605 Hardware User Guide
UG534 (v1.9) February 26, 2019
U4 BPI Flash
Pin Number
54
56
14
32
(1)
NA
(1)
NA
(2)
(1)
NA
(3)
(1)
NA
(4)
30
www.xilinx.com
Detailed Description
U27 Platform Flash
Pin Name
Pin Number
DQ15
E7
(1)
WAIT
NA
/WE
G8
/OE
F8
(1)
NA
F1
(1)
NA
H1
(1)
(1)
NA
NA
(1)
NA
B4
(1)
/OE
NA
Send Feedback
Pin Name
DQ15
(1)
NA
/W
/G
K
/L
(1)
NA
/E
(1)
NA
25

Advertisement

Table of Contents
loading

Table of Contents