Xilinx ML605 Hardware User's Manual page 76

Hide thumbs Also See for ML605:
Table of Contents

Advertisement

Chapter 1:
ML605 Evaluation Board
FPGA Power Supply Margining
The PMBus (IIC), which provides access to the 2 x UDC9240 power controllers, can also be
accessed via FPGA I/O in addition to a dedicated header (J3) (see
description of the UDC9240 functionality is outside the scope of this user guide. However,
this useful feature can be used, for example, to margin the FPGA and board power
supplies when evaluating a design. The System Monitor provides accurate measurements
of the on-chip supply voltages as the FPGA supplies are margined. The PMBus (and fan)
connections are shown in
X-Ref Target - Figure 1-33
System Monitor ML605 Demonstration Design
The various features described in this section are easily evaluated using a MicroBlaze™
based reference designed provided with the ML605 Evaluation Board. This reference
design supports a UART based interface using a terminal program such as Hyperterminal
to provide information on the FPGA power supplies, temperature, and power
consumption. In addition, the UART interface can be used to margin the FPGA supplies
over the PMBus.
The System Monitor functionality can also be accessed at any time via JTAG using the
ChipScope Pro Analyzer tool without design modifications or cores inserted into a user
design. The ChipScope Pro Analyzer tool automatically connects to the System Monitor
via a JTAG cable after a connection is established.
For more information on using the System Monitor and an overview of the tool support for
this feature, see the Virtex-6 FPGA System Monitor User Guide (UG370).
76
Send Feedback
Figure
1-32.
PMBus Connector
J3
NC
1
2
NC
NC
3
4
NC
NC
5
6
7
8
9
10
DGND1
9240
R335
1.0M
5%
BANK 34
AGND1
6vlx240tff1156
IO_L11N_SRCC_34_AJ9
IO_L11P_SRCC_34_AH9
IO_L10N_MRCC_34_AB10
IO_L10P_MRCC_34_AC10
Figure 1-33: UDC9240 PMBus Access
www.xilinx.com
TI_V3P3
R301
R299
R300
100K
100K
100K
5%
5%
5%
PMBUS_ALERT
PMBUS_DATA
PMBUS_CLK
PMBUS_CTRL
AJ9
AH9
AB10
AC10
M10
IO_L9N_MRCC_34_M10
L10
IO_L9P_MRCC_34_L10
Figure
1-33). A full
UDC9240
35
20
19
36
PMBUS_CTRL_LS
PMBUS_ALERT_LS
PMBUS_DATA_LS
PMBUS_CLK_LS
SM_FAN_TACH
SM_FAN_PWM
UG534_35_081209
[Ref 15]
ML605 Hardware User Guide
UG534 (v1.9) February 26, 2019

Advertisement

Table of Contents
loading

Table of Contents