HP 3562A Service Manual page 302

Dynamic signal analyzer
Hide thumbs Also See for 3562A:
Table of Contents

Advertisement

MOD E L 3562A
REQ G B l
lDG D B R l
B I0320l
I RQ320l
B RDSE lH
, ... • ··.C'··c
Req uest global bus, active low. A signal from the I/O seq uencer to the
sequence decoder and the global bus handshake c i rc u it req uesting control
of the g l obal bus.
Load global data bus regi ster, active l ow . T h is signal loads data from the
global d ata bus into the read registers. It is activated when the FFT is granted
mem ory access and G DS L (global data strobe) becomes active (Iow) ..
Branch on I/O, active low. A s ignal from the test b it m ux to the TMS320
m i c roprocessor.
I nterrupt request to the TMS320 m i c roprocessor, active l ow.
Board select, active h igh. Signal created by the id entity comparator in the
FFT i nterrupt c i rcu it. This s ignal i n d i cates that the system CPU is add ress­
i n g the FFT board .
.. __ . __
-
-
-
.
C I RC U I T D E S C R I PT I O N S
6-83/6-84

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents