Table of Contents
Advertisement
Using the Optional Management Interface
Receiver Configuration
The register contents for the two receiver configuration words are shown in
Table
Table 8-3: Receiver Configuration Word 0
31-0
Table 8-4: Receiver Configuration Word 1
15-0
23-16
24
25
26
27
28
1-Gigabit Ethernet MAC v8.5 User Guide
UG144 April 24, 2009
-- DISCONTINUED PRODUCT --
8-4.
Default
Bit
Value
All 0s
Pause frame MAC Source Address[31:0]. This address is
used by the MAC to match against the destination address
of any incoming flow control frames. It is also used by the
flow control block as the source address (SA) for any
outbound flow control frames. See
Control."
The address is ordered so the first byte
transmitted/received is the lowest positioned byte in the
register; for example, a MAC address of AA-BB-CC-DD-
EE-FF would be stored in Address[47:0] as
0xFFEEDDCCBBAA.
Default
Bit
Value
All 0s
Pause frame MAC Source Address[47:32]
n/a
Reserved
0
Control Frame Length Check Disable When this bit is set
to '1,' the core will not mark control frames as 'bad' if they
are greater than the minimum frame length.
0
Length/Type Error Check Disable When this bit is set to
'1,' the core will not perform the length/type field error
checks as described in
on page
checks will be performed; this is normal operation.
n/a
Reserved
0
VLAN Enable When this bit is set to '1,' VLAN tagged
frames will be accepted by the receiver.
1
Receiver Enable. If set to '1,' the receiver block will be
operational. If set to '0,' the block will ignore activity on the
physical interface RX port.
www.xilinx.com
Description
Description
"Length/Type Field Error Checks,"
43. When this bit is set to '0,' the length/type field
R
Table 8-3
and
Chapter 6, "Using Flow
79
Advertisement
Table of Contents
