Chapter 2: Core Architecture; System Overview; Figure 2-1: Block Diagram - Xilinx LogiCORE IP MAC v8.5 User Manual

R
Core Architecture
This chapter describes the GEMAC core architecture, including the major functional blocks
and all interfaces.

System Overview

Figure 2-1
blocks and interfaces. Descriptions of the functional blocks and interfaces are provided in
the sections that follow.
1-Gigabit Ethernet MAC v8.5 User Guide
UG144 April 24, 2009
-- DISCONTINUED PRODUCT --
illustrates a block diagram of the GEMAC core with all the major functional
Gigabit Ethernet MAC Core
Client
Transmitter
Interface
Client
Receiver
Interface
Client
Management
Interface
www.xilinx.com
Transmit Engine
Flow Control
Receive Engine
Optional
Address
Filter
Optional Management
Configuration MDIO

Figure 2-1: Block Diagram

Chapter 2
To Physical
Sublayers
21