Analog Devices Advantiv ADV7619 Hardware User's Manual page 66

Hide thumbs Also See for Advantiv ADV7619:
Table of Contents

Advertisement

UG-237
A stream conforming to the IEC60958 specification when the part receives audio sample packets with L-PCM encoded data (refer to
Figure 22).
An AES3 stream if the I2SOUTMODE[1:0] control is set to 0x3 (refer to Figure 23 and Figure 24). Note that AES3 is also referred to
as raw SPDIF. Each AES3 stream may encapsulate stereo L-PCM audio data or multichannel non L-PCM audio data (for example,
5.1 Dolby Digital).
Binary stream on the audio output pins when the part receives audio sample packets with non L-PCM encoded audio data (that is,
AC-3 compressed audio) and if the following configuration is used:
I2SOUTMODE must be set to 0x0, 0x01, or 0x2 for I
Figure 20, and Figure 21).
MT_MSK_COMPRS_AUD is set to 0.
Note that no audio flags are output by the part in that configuration. Each binary stream output by the part may encapsulate stereo L-
PCM audio data or multichannel non L-PCM audio data (for example, 5.1 Dolby Digital).
A stream conforming to the IEC61937 specification when the part receives audio sample packets with non L-PCM encoded audio
data (for example, AC-3 compressed audio). The audio outputs can carry an audio stream that may be stereo or multichannel audio
(for example, 5.1 Dolby Digital).
2
Table 13. I
S/SPDIF Interface Description
2
I
S/SPDIF Interface IO
SPDIF0
I2S0/SPDIF0
I2S1/SPDIF1
I2S2/SPDIF2
I2S3/SPDIF3
SCLK
LRCLK
MCLKOUT
LRCLK
LEFT
SCLK
ISx
LEFT
MSB
Function
SPDIF audio output
2
I
S audio (Channel 1, Channel 2)/SPDIF0
2
I
S audio (Channel 3, Channel 4)/SPDIF1
2
I
S audio (Channel 5, Channel 6)/SPDIF2
2
I
S audio (Channel 7, Channel 8)/SPDIF3
Bit clock
Data output clock for left and right channel
Audio master clock output
MSB
LSB
32 CLOCK SLOTS
Figure 19. Timing Audio Data Output in I
MSB
MSB
MSB
MSB – 1
MSB EXTENDED
32 CLOCK SLOTS
Figure 20. Timing Audio Data Output in Right Justified Mode
2
S, right justified, and left justified format, respectively (refer to Figure 19,
RIGHT
MSB
32 CLOCK SLOTS
2
S Mode
RIGHT
LSB
MSB
MSB
MSB
MSB EXTENDED
32 CLOCK SLOTS
Rev. A | Page 66 of 204
Hardware User Guide
LSB
MSB
MSB – 1
LSB

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Advantiv ADV7619 and is the answer not in the manual?

Questions and answers

Table of Contents