Clg Interrupt Enable Register; Clg Fout Control Register - Epson S1C31W65 Technical Manual

Cmos 32-bit single chip microcontroller
Table of Contents

Advertisement

2 POWER SUPPLY, RESET, AND CLOCKS
Each bit corresponds to the interrupt as follows:
CLGINTF.IOSCTERIF bit: IOSC oscillation auto-trimming error interrupt
CLGINTF.OSC1STPIF bit: OSC1 oscillation stop interrupt
CLGINTF.IOSCTEDIF bit: IOSC oscillation auto-trimming completion interrupt
CLGINTF.OSC3STAIF bit: OSC3 oscillation stabilization waiting completion interrupt
CLGINTF.OSC1STAIF bit: OSC1 oscillation stabilization waiting completion interrupt
CLGINTF.IOSCSTAIF bit: IOSC oscillation stabilization waiting completion interrupt
Note: The CLGINTF.IOSCSTAIF bit is 0 after system reset is canceled, but IOSCCLK has already
been stabilized.

CLG Interrupt Enable Register

Register name
Bit
CLGINTE
15–9 –
8
7
6
5
4
3
2
1
0
Bits 15–9, 7, 6, 3 Reserved
Bit 8
IOSCTERIE
Bit 5
OSC1STPIE
Bit 4
IOSCTEDIE
Bit 2
OSC3STAIE
Bit 1
OSC1STAIE
Bit 0
IOSCSTAIE
These bits enable the CLG interrupts.
1 (R/W): Enable interrupts
0 (R/W): Disable interrupts
Each bit corresponds to the interrupt as follows:
CLGINTE.IOSCTERIE bit: IOSC oscillation auto-trimming error interrupt
CLGINTE.OSC1STPIE bit: OSC1 oscillation stop interrupt
CLGINTE.IOSCTEDIE bit: IOSC oscillation auto-trimming completion interrupt
CLGINTE.OSC3STAIE bit: OSC3 oscillation stabilization waiting completion interrupt
CLGINTE.OSC1STAIE bit: OSC1 oscillation stabilization waiting completion interrupt
CLGINTE.IOSCSTAIE bit: IOSC oscillation stabilization waiting completion interrupt

CLG FOUT Control Register

Register name
Bit
CLGFOUT
15–8 –
7
6–4 FOUTDIV[2:0]
3–2 FOUTSRC[1:0]
1
0
Bits 15–7 Reserved
Bits 6–4
FOUTDIV[2:0]
These bits set the FOUT clock division ratio.
2-26
Bit name
Initial
0x00
IOSCTERIE
0
0
(reserved)
0
OSC1STPIE
0
IOSCTEDIE
0
0
OSC3STAIE
0
OSC1STAIE
0
IOSCSTAIE
0
Bit name
Initial
0x00
0
0x0
0x0
0
FOUTEN
0
Seiko Epson Corporation
Reset
R/W
R
H0
R/W
R
H0
R
H0
R/W
H0
R/W
R
H0
R/W
H0
R/W
H0
R/W
Reset
R/W
R
R
H0
R/W
H0
R/W
R
H0
R/W
S1C31W65 TECHNICAL MANUAL
Remarks
Remarks
(Rev. 1.1)

Advertisement

Table of Contents
loading

Table of Contents