P1 Port Group - Epson S1C31W65 Technical Manual

Cmos 32-bit single chip microcontroller
Table of Contents

Advertisement

7 I/O PORTS (PPORT)

7.7.2 P1 Port Group

The P1 port group supports the GPIO and interrupt functions.
Register name
Bit
PPORTP1DAT
15–8 P1OUT[7:0]
(P1 Port Data
7–0 P1IN[7:0]
Register)
PPORTP1IOEN
15–8 P1IEN[7:0]
(P1 Port Enable
7–0 P1OEN[7:0]
Register)
PPORTP1RCTL
15–8 P1PDPU[7:0]
(P1 Port Pull-up/down
7–0 P1REN[7:0]
Control Register)
PPORTP1INTF
15–8 P1FIF[7:0]
(P1 Port Interrupt
7–0 P1RIF[7:0]
Flag Register)
PPORTP1INTCTL
15–8 P1FIE[7:0]
(P1 Port Interrupt
7–0 P1RIE[7:0]
Control Register)
PPORTP1CHATEN
15–8 –
(P1 Port Chattering
7–0 P1CHATEN[7:0]
Filter Enable Register)
PPORTP1MODSEL
15–8 –
(P1 Port Mode Select
7–0 P1SEL[7:0]
Register)
PPORTP1FNCSEL
15–14 P17MUX[1:0]
(P1 Port Function
13–12 P16MUX[1:0]
Select Register)
11–10 P15MUX[1:0]
9–8 P14MUX[1:0]
7–6 P13MUX[1:0]
5–4 P12MUX[1:0]
3–2 P11MUX[1:0]
1–0 P10MUX[1:0]
P1SELy = 0
Port
name
GPIO
Peripheral
P10
P10
P11
P11
P12
P12
P13
P13
P14
P14
P15
P15
T16B Ch.0
P16
P16
T16B Ch.1
P17
P17
*1: Refer to the "Universal Port Multiplexer" chapter.
7-12
Table 7.7.2.1 Control Registers for P1 Port Group
Bit name
Initial
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Table 7.7.2.2 P1 Port Group Function Assignment
P1yMUX = 0x0
P1yMUX = 0x1
(Function 0)
(Function 1)
Pin
Peripheral
UPMUX
UPMUX
UPMUX
UPMUX
UPMUX
EXCL00
UPMUX
EXCL10
UPMUX
UPMUX
Seiko Epson Corporation
Reset
R/W
H0
R/W
H0
R
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
Cleared by writing 1.
H0
R/W
H0
R/W
H0
R/W
R
H0
R/W
R
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
P1SELy = 1
P1yMUX = 0x2
(Function 2)
Pin
Peripheral
Pin
ADC12A
ADIN06
*1
ADC12A
ADIN05
*1
ADC12A
ADIN04
*1
ADC12A
ADIN03
*1
ADC12A
ADIN02
*1
ADC12A
ADIN01
*1
ADC12A
ADIN00
*1
ADC12A
VREFA0
*1
S1C31W65 TECHNICAL MANUAL
Remarks
P1yMUX = 0x3
(Function 3)
Peripheral
Pin
(Rev. 1.1)

Advertisement

Table of Contents
loading

Table of Contents